Universal Serial Bus Power Delivery Specification

Revision 2.0, V1.0. 11 August 2014

Editors

Bob Dunstan Intel Corporation

Richard Petrie DisplayLink

Contributors

Bill Cornelius Apple

Colin Whitby-Strevens Apple

James Orr Apple

Jason Chung Apple

Keith Porthouse Apple

Paul Baker Apple

Sasha Tietz Apple

Sree Raman Apple

William Ferry Apple

Alessandro Ingrassia Canova Tech

Andrea Colognese Canova Tech

Matteo Casalin Canova Tech

Nicola Scantamburlo Canova Tech

Anup Nayak Cypress Semiconductor

Rushil Kadakia Cypress Semiconductor

Bruce Montag Dell Inc.

Gary Verdun Dell, Inc.

Dan Ellis DisplayLink

Peter Burgers DisplayLink

Richard Petrie DisplayLink PD Chair/Device Policy Lead

Chuck Trefts Ellisys

Chien-Cheng Kuo Etron Technology, Inc.

Jack Yang Etron Technology, Inc.

Richard Crisp Etron Technology, Inc.

Oscar Freitas Fairchild Semiconductor

AJ Yang Foxconn / Hon Hai

Steve Sedio Foxconn / Hon Hai

Terry Little Foxconn / Hon Hai

Adam Rodriguez Google Inc.

David Schneider Google Inc.

Jim Guerin Google Inc.

Ken Wu Google Inc.

Mark Hayter Google Inc.

Vincent Palatin Google Inc.

Mike Engbretson Granite River Labs

Alan Berkema Hewlett Packard

Lee Atkinson Hewlett Packard

Rahul Lakdawala Hewlett Packard

Robin Castell Hewlett Packard

Ron Schooley Hewlett Packard

Vaibhav Malik Hewlett Packard

Walter Fry Hewlett Packard

Bob Dunstan Intel Corporation PD Chair/Protocol WG Lead

Brad Saunders Intel Corporation

Chee Lim Nge Intel Corporation

Dan Froelich Intel Corporation

David Harriman Intel Corporation

Guobin Liu Intel Corporation

Harry Skinner Intel Corporation

Jervis Lin Intel Corporation

John Howard Intel Corporation

Karthi Vadivelu Intel Corporation

Christine Krause Intel Corporation

Leo Heiland Intel Corporation

Maarit Harkonen Intel Corporation

Nge Chee Lim Intel Corporation

Paul Durley Intel Corporation

Rahman Ismail Intel Corporation System Policy Lead

Ronald Swartz Intel Corporation

Sarah Sharp Intel Corporation

Scott Brenden Intel Corporation

Sridharan Intel Corporation

Steve McGowan Intel Corporation

Tim McKee Intel Corporation PD Chair/Compliance Lead

Toby Opferman Intel Corporation

Kenta Minejima Japan Aviation Electronics Industry Ltd. (JAE)

Mark Saubert Japan Aviation Electronics Industry Ltd. (JAE)

Toshio Shimoyama Japan Aviation Electronics Industry Ltd. (JAE)

Daniel H Jacobs LeCroy Corporation

Jake Jacobs LeCroy Corporation

Kimberley McKay LeCroy Corporation

Mike Micheletti LeCroy Corporation

Roy Chestnut LeCroy Corporation

Dave Thompson LSI Corporation

Alan Kinningham Luxshare-ICT

Chris Yokum MCCI Corporation

Geert Knapen MCCI Corporation

Don Perkins Microchip Technology Inc.

John Sisto Microchip Technology Inc.

Josh Averyt Microchip Technology Inc.

Mark Bohm Microchip Technology Inc.

Mick Davis Microchip Technology Inc.

Rich Wahler Microchip Technology Inc.

Shannon Cash Microchip Technology Inc.

David Voth Microsoft Corporation

Jayson Kastens Microsoft Corporation

Kai Inha Microsoft Corporation

Marwan Kadado Microsoft Corporation

Randy Aull Microsoft Corporation

Shiu Ng Microsoft Corporation

Toby Nixon Microsoft Corporation

Vivek Gupta Microsoft Corporation

Yang You Microsoft Corporation

Pat Crowe MQP Electronics Ltd.

Sten Carlsen MQP Electronics Ltd.

Frank Borngräber Nokia Corporation

Kai Inha Nokia Corporation

Pekka Leinonen Nokia Corporation

Richard Petrie Nokia Corporation PD Vice-Chair/Device Policy Lead

Sten Carlsen Nokia Corporation Physical Layer WG Lead

Abhijeet Kulkarni NXP Semiconductors

Ahmad Yazdi NXP Semiconductors

Bart Vertenten NXP Semiconductors

Ken Jaramillo NXP Semiconductors

Krishnan TN NXP Semiconductors

Robert de Nie NXP Semiconductors

Robert Heaton Obsidian Technology

Bryan McCoy ON Semiconductor

Cor Voorwinden ON Semiconductor

Edward Berrios ON Semiconductor

Tom Duffy ON Semiconductor

Narendra Mehta Qualcomm, Inc.

Terry Remple Qualcomm, Inc.

Yoram Rimoni Qualcomm, Inc.

Atsushi Mitamura Renesas Electronics Corp.

Kiichi Muto Renesas Electronics Corp.

Masami Katagiri Renesas Electronics Corp.

Patrick Yu Renesas Electronics Corp.

Peter Teng Renesas Electronics Corp.

Philip Leung Renesas Electronics Corp.

Steve Roux Renesas Electronics Corp.

Tetsu Sato Renesas Electronics Corp.

Akihiro Ono Rohm Co., Ltd.

Chris Lin Rohm Co., Ltd.

Manabu Miyata Rohm Co., Ltd.

Takashi Sato Rohm Co., Ltd.

Vijendra Kuroodi Rohm Co., Ltd.

Power Supply WG Lead

Yusuke Kondo Rohm Co., Ltd.

Alvin Cox Seagate Technology LLC Cab Con WG Lead

John Hein Seagate Technology LLC

Marc Noblitt Seagate Technology LLC

Ronald Rueckert Seagate Technology LLC

Tony Priborsky Seagate Technology LLC

John Sisto SMSC

Ken Gay SMSC

Mark Bohm SMSC

Richard Wahler SMSC

Shannon Cash SMSC

Tim Knowlton SMSC

William Chiechi SMSC

Fabien Friess ST-Ericsson

Giuseppe Platania ST-Ericsson

Jean-Francois Gatto ST-Ericsson

Milan Stamenkovic ST-Ericsson

Nicolas Florenchie ST-Ericsson

Patrizia Milazzo ST-Ericsson

Pascal Legrand ST-Microelectronics

Meriem Mersel ST-Microelectronics

Patrizia Milazzo ST-Microelectronics

Anand Dabak Texas Instruments

Deric Waters Texas Instruments Physical Layer WG Lead

Grant Ley Texas Instruments

Ingolf Frank Texas Instruments

Ivo Huber Texas Instruments

Javed Ahmad Texas Instruments

Jean Picard Texas Instruments

Martin Patoka Texas Instruments

Scott Jackson Texas Instruments

Srinath Hosur Texas Instruments

Steven Tom Texas Instruments

Jay Tseng VIA Technologies, Inc.

Terrance Shih VIA Technologies, Inc.

Charles Neumann Western Digital Technologies, Inc.

Curtis Stevens Western Digital Technologies, Inc.

John Maroney Western Digital Technologies, Inc.

Revision History

Revision	Version	Comments	Issue Date
1.0	1.0	Initial release Revision 1.0	5 July, 2012
1.0	1.1	Including errata through 31-October-2012	31 October 2012
1.0	1.2	Including errata through 26-June-2013	26 June, 2013
1.0	1.3	Including errata through 11-March-2014	11 March 2014
2.0	1.0	Initial release Revision 2.0	11 August 2014

INTELLECTUAL PROPERTY DISCLAIMER

THIS SPECIFICATION IS PROVIDED TO YOU "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. THE PROVISION OF THIS SPECIFICATION TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.

Please send comments via electronic mail to techsup@usb.org

For industry information, refer to the USB Implementers Forum web page at http://www.usb.org

All product names are trademarks, registered trademarks, or service marks of their respective owners.

Copyright © 2010-2014 Hewlett-Packard Company, Intel Corporation, LSI Corporation, Microsoft Corporation, Renesas, STMicroelectronics, and Texas Instruments

All rights reserved.

Table of Contents

Editor	′s	2
Contr	ibutors	2
Revisi	on History	9
Table	of Contents	10
List of	f Tables	19
	f Figures	
	ntroduction	
1.1	Overview	
1.1	Purpose	
1.3	Scope	
1.4	Conventions	
1.4.1		
1.4.2		
1.4.3		
1.5	Related Documents	
1.6	Terms and Abbreviations	
1.7	Parameter Values	
2. 0	verview	41
2.1	Introduction	41
2.2	Section Overview	41
2.3	USB Power Delivery Capable Devices	42
2.4	SOP* Communication with Cable Plugs	44
2.4.1	SOP' Communication	44
2.4.2	SOP" Communication	45
2.5	Operational Overview	45
2.5.1	DFP Operation	45
2.5.2	2 UFP Operation	48
2.5.3	Cable Plug Operation	51
2.6	Architectural Overview	51

2.6.1	Policy	54
2.6.2	Message Formation and Transmission	55
2.6.3	Power supply	55
2.6.4	Cable and Connectors	56
3. Ty	pe-A and Type-B Cable Assemblies and Connectors	57
3.1	Significant Features	57
3.1.1	Connectors	57
3.1.2	Compliant Cable Assemblies	60
3.1.3	USB Power Delivery Adapters (USB plug to USB receptacle)	61
3.1.4	Hardwired Captive PD Cable	61
3.1.5	Standard-A Insertion Detect	61
3.1.6	Standard-A PD Detect	62
3.1.7	Raw Cables	63
3.2	Connector Mating Interfaces	63
3.2.1	Standard-A Insertion Detect Mechanical Dimensions	63
3.2.2	USB PD Standard-A PD Detect Mechanical Requirement	64
3.2.3	USB 2.0 PD Standard-A Connector	65
3.2.4	USB 3.1 PD Standard-A Connector	70
3.2.5	USB 2.0 PD Standard-B Connector	74
3.2.6	USB 3.1 PD Standard-B Connector	78
3.3	Cable Assemblies	81
3.3.1	Non-marked Cable Assemblies	81
3.3.2	Marked Cable Assemblies	82
3.3.3	PD Cable Assembly Overmold Requirements	82
3.4 I	PD Cable Assembly Marking	84
3.4.1	Marker for PD Standard-A Connectors	84
3.4.2	Electronic Markers for Micro-A Plugs	84
3.4.3	Electronic Markers for PD Standard-B Plugs and Micro-B Plugs	85
3.5 U	USB PD Icon	86
3.6 l	USB Power Delivery Cable Requirements	86
3.6.1	Low Level Contact Resistance (EIA 364-23B)	87
3.6.2	Open Circuit Resistance	87
3.6.3	Dielectric Strength (EIA 364-20)	87

3.6.4	Insulation Resistance (EIA 364-21)	87
3.6.5	Contact Current Rating	87
3.6.6	Differential Crosstalk between V _{BUS} and the D+/D- Pair (EIA-360-90)	88
3.6.7	PD Cable Assembly Shielding Connectivity	88
3.6.8	PD Cable V _{BUS} Impedance	88
3.6.9	PD Cable Insertion Loss	88
3.6.10	PD Cable IR Drop Considerations	88
3.7	Electrical Parameters	90
4. Ele	ectrical Requirements	91
4.1	Dead Battery Detection / Unpowered Port Detection	91
4.1.1	Type-A to Type-B Dead Battery Operation	91
4.1.2	Type-C to Type-C Dead Battery Operation	95
4.2	Cable IR Ground Drop (IR Drop)	95
4.3	A-Plug Insertion Detect	96
4.4	Cable Type Detection	96
4.4.1	Detecting Cabling Capabilities	96
4.4.2	Plug Type Determination	97
4.4.3	Detecting the PD Capabilities of the Standard-A Connector	97
4.4.4	Plug Type Detection except Standard-A	98
4.5	Low Power Devices using Micro-A Plug	99
4.6	Electrical Parameters	100
5. Ph	ysical Layer	102
5.1	Physical Layer Overview	102
5.2	Physical Layer Functions	102
	Symbol Encoding	102
5.4	Ordered Sets	103
5.5	Transmitted Bit Ordering	105
5.6	Packet Format	106
5.6.1	Packet Framing	106
5.6.2	CRC	109
5.6.3	Packet Detection Errors	111
5.6.4	Hard Reset	111
5.6.5	Cable Reset	112

5.7	(Collision Avoidance	113
5.8]	Physical Layer signaling schemes	113
5	.8.1	Common Signaling Specifications	113
5	.8.2	Binary Frequency Shift Keyed (BFSK) Signaling	115
5	.8.3	Biphase Mark Coding (BMC) Signaling	124
5	.8.4	Interoperability with BFSK and BMC	136
5.9]	Built in Self-Test (BIST)	136
5	.9.1	BIST PRBS Pattern	136
5	.9.2	BIST Carrier Mode 0	138
5	.9.3	BIST Carrier Mode 1	138
5	.9.4	BIST Carrier Mode 2	138
5	.9.5	BIST Carrier Mode 3	138
5	.9.6	BIST Eye Pattern	138
5	.9.7	BIST Test Data	139
5	.9.8	BIST Parameters	139
5	.9.9	BIST Test Applicability	139
6.	Pro	otocol Layer	141
6.1	(Overview	141
6.2		Messages	
6	.2.1	Message Construction	
6.3	(Control Message	
6	.3.1	GoodCRC Message	
6	.3.2	GotoMin Message	
6	.3.3	Accept Message	
	.3.4	Reject Message	
6	.3.5	Ping Message	
6	.3.6	PS_RDY Message	
6	.3.7	Get_Source_Cap Message	
6	.3.8	Get_Sink_Cap Message	
	.3.9	DR_Swap Message	
		PR_Swap Message	
		UVCONN_Swap Message	
		2 Wait Message	
_		() -	

6.3.13	Soft Reset Message	149
6.4 D	ata Message	149
6.4.1	Capabilities Message	150
6.4.2	Request Message	158
6.4.3	BIST Message	162
6.4.4	Vendor Defined Message	165
6.5 T	imers	182
6.5.1	CRCReceiveTimer	182
6.5.2	BISTReceiveErrorTimer	183
6.5.3	SenderResponseTimer	183
6.5.4	Activity Timers	183
6.5.5	Capability Timers	184
6.5.6	SinkRequestTimer	185
6.5.7	Power Supply Timers	185
6.5.8	NoResponseTimer	186
6.5.9	BIST Timers	186
6.5.10	Power Role Swap Timers	187
6.5.11	HardResetCompleteTimer	187
6.5.12	Structured VDM Timers	187
6.5.13	VCONN Timers	188
6.5.14	Time Values and Timers	188
6.6 C	ounters	190
6.6.1	MessageID Counter	190
6.6.2	Retry Counter	191
6.6.3	Hard Reset Counter	191
6.6.4	Capabilities Counter	191
6.6.5	BIST Error Counter	191
6.6.6	Counter Values and Counters	192
6.7 R	eset	192
6.7.1	Soft Reset	192
6.7.2	Hard Reset	193
6.7.3	Cable Reset	193
6.8 St	tate behavior	193
6.8.1	Introduction to state diagrams used in Chapter 6	193

	6.8.2	State Operation	194
	6.8.3	BIST Operation	203
	6.8.4	List of Protocol Layer States	206
7.	Pov	ver Supply	208
7.1	. So	ource Requirements	208
	7.1.1	Behavioral Aspects	208
	7.1.2	Source Bulk Capacitance	208
	7.1.3	Types of Sources	209
	7.1.4	Positive Voltage Transitions	209
	7.1.5	Negative Voltage Transitions	210
	7.1.6	Response to Hard Resets	210
	7.1.7	Changing the Output Power Capability	211
	7.1.8	Safe Operating Considerations	211
	7.1.9	Output Voltage Tolerance and Range	211
	7.1.10	Charging and Discharging the Bulk Capacitance on V _{BUS}	212
	7.1.11	Swap Standby for Sources	212
	7.1.12	Source Peak Current Operation	212
	7.1.13	BFSK over V _{BUS} Considerations for Sources	212
7.2	. Si	nk Requirements	217
	7.2.1	Behavioral Aspects	217
	7.2.2	Sink Bulk Capacitance	217
	7.2.3	Sink Standby	218
	7.2.4	Suspend Power Consumption	218
	7.2.5	Zero Negotiated Current	218
	7.2.6	Transient Load Behavior	218
	7.2.7	Swap Standby for Sinks	218
	7.2.8	Sink Peak Current Operation	219
	7.2.9	BFSK over V _{BUS} Considerations for Sinks	219
7.3	T T	ransitions	221
	7.3.1	Increasing the Current	222
	7.3.2	Increasing the Voltage	224
	7.3.3	Increasing the Voltage and Current	226
	7.3.4	Increasing the Voltage and Decreasing the Current	228

	7.3.5	Decreasing the Voltage and Increasing the Current	230
	7.3.6	Decreasing the Current	232
	7.3.7	Decreasing the Voltage	234
	7.3.8	Decreasing the Voltage and the Current	236
	7.3.9	Sink Requested Power Role Swap	238
	7.3.10	Source Requested Power Role Swap	241
	7.3.11	GotoMin Current Decrease	244
	7.3.12	Source Initiated Hard Reset	246
	7.3.13	Sink Initiated Hard Reset	248
	7.3.14	New Source Initiates Hard Reset and New Sink Receives Hard Reset Signaling	250
	7.3.15	New Source Initiates Hard Reset and New Sink Does Not Receive Hard Reset Signaling	252
	7.3.16	New Sink Initiates Hard Reset and New Source Receives Hard Reset Signaling	254
	7.3.17	New Sink Initiates Hard Reset and New Source Does Not Receive Hard Reset Signaling	256
	7.3.18	Type-A to Type-B Dead Battery Operation	258
	7.3.19	No change in Current or Voltage	261
7.	4 El	ectrical Parameters	263
	7.4.1	Source Electrical Parameters	263
	7.4.2	Sink Electrical Parameters	265
	7.4.3	Common Electrical Parameters	267
8	Dev	rice Policy	268
8.	1 0	verview	268
8.	2 D	evice Policy Manager	268
	8.2.1	Capabilities	269
	8.2.2	System Policy	269
	8.2.3	Control of Source/Sink	269
	8.2.4	Cable Detection	270
	8.2.5	Managing Power Requirements	270
	8.2.6	Use of "Externally Powered" bit with Batteries and AC supplies	272
	8.2.7	Interface to the Policy Engine	273
8.	3 Po	olicy Engine	275
	8.3.1	Introduction	275
	8.3.2	Message Sequence Diagrams	275
	8.3.3	State Diagrams	385

9. S	ystem Policy	451
9.1	Overview	451
9.1.2	1 PDUSB Device and Hub Requirements	453
9.1.2	2 Mapping to USB Device States	454
9.1.3	3 PD Software Stack	456
9.1.4	4 PDUSB Device Enumeration	456
9.2	PD Class Specific Descriptors	457
9.2.2	1 USB Power Delivery Capability Descriptor	458
9.2.2	2 Battery Info Capability Descriptor	460
9.2.3	3 PD Consumer Port Capability Descriptor	460
9.2.4	4 PD Provider Port Capability Descriptor	461
9.3	PD Class Specific Requests and Events	462
9.3.2	1 Class-specific Requests	462
9.3.2	PDUSB Hub Event Reporting	464
9.4	PDUSB Hub and PDUSB Peripheral Device Requests	465
9.4.2	1 ClearPortPDFeature (PDUSB Hub)	465
9.4.2	2 GetBatteryStatus (PDUSB Hub/Peripheral Device)	466
9.4.3	3 GetPortPartnerPDObjects (PDUSB Hub)	467
9.4.4	4 GetPortPDStatus (PDUSB Hub)	468
9.4.5	SetPDFeature (PDUSB Hub/Peripheral Device)	470
9.4.6	6 SetPortPDFeature (PDUSB Hub)	472
9.4.7	7 SetPortPDOs (PDUSB Hub)	473
9.4.8	B GetVDM (PDUSB Hub)	474
9.4.9	9 SendVDM (PDUSB Hub)	474
A. P	ower Profiles	475
A.1	Profile Definitions	475
A.2	Voltage Selection Rationale	476
A.3	Relevance of Profiles to Sink Ports	476
A.4	System Level Examples	477
A.4.	1 Notebook and HDD Examples	477
A.4.2	2 Display with Hub Example	478
В. С	RC calculation	480
B.1	C code example	480

B.2	Table showing the full calculation over one message	482
C. F	Power Implementation Considerations	483
C.1	Managing Isolation Impedance (BFSK)	483
C.1	.1 In-band fCarrier Spurious Noise	483
C.1	.2 Spurious Noise Test Setup and Calibration	484
C.2	Connector Detach Transients	486
C.3	Closed Loop Stability Effects	487
C.3	.1 Basic Power Stage Small Signal AC Model	487
C.3	.2 Feedback Past Isolation Inductor	489
D.	Standard-A Mating Illustrations	491
E. F	Physical Layer Informative Material	498
E.1	Squelch Budget	498
F. F	PD Message Sequence Examples	500
F.1	External power is supplied downstream	500
F.2	External power is supplied upstream	504
F.3	Giving back power	511
G. \	/DM Command Examples	524
G.1	Discover Identity Example	524
G.1	.1 Discover Identity Command request	524
G.1	.2 Discover Identity Command response – Active Cable	524
G.1	.1 Discover Identity Command response – Hub	526
G.2	Discover SVIDs Example	527
G.2	.1 Discover SVIDs Command request	527
G.2	.1 Discover SVIDs Command response	527
G.3	Discover Modes Example	528
G.3	.1 Discover Modes Command request	528
G.3	.2 Discover Modes Command response	529
G.4	Enter Mode Example	530
G.4	.1 Enter Mode Command request	530
G.4	.2 Enter Mode Command response	531
G.5	Exit Mode Example	532
G.5	.1 Exit Mode Command request	532
G.5	.2 Exit Mode Command response	532

G.6 Attention Example	533
G.6.1 Attention Command request	533
List of Tables	
Table 1-1 Terms and Abbreviations	34
Table 3-1 Plugs Accepted By Receptacles	59
Table 3-2 USB 2.0 PD Standard-A Connector Pin Assignments	
Table 3-3 USB 3.1 PD Standard-A Connector Pin Assignments	74
Table 3-4 USB 2.0 PD Standard-B Connector Pin Assignments	77
Table 3-5 USB 3.1 PD Standard-B Connector Pin Assignments	81
Table 3-6 USB PD Cable Assembly Overmold Maximum Dimension	ns82
Table 3-7 Electrical Parameters	90
Table 4-1 Normal Dead Battery Operation	94
Table 4-2 Plug Type Determination	99
Table 4-3 Electrical Parameters	100
Table 4-4 Electrical Timers	101
Table 5-1 4b5b Symbol Encoding Table	102
Table 5-2 Ordered Sets	104
Table 5-3 Validation of Ordered Sets	105
Table 5-4 Data Size	105
Table 5-5 SOP ordered set	107
Table 5-6 SOP' ordered set	107
Table 5-7 SOP" ordered set	108
Table 5-8 SOP'_Debug ordered set	108
Table 5-9 SOP"_Debug ordered set	109
Table 5-10 CRC-32 Mapping	110
Table 5-11 Hard Reset ordered set	111
Table 5-12 Cable Reset ordered set	112
Table 5-13 Common Normative Signaling Requirements	113
Table 5-14 Common Normative Signaling Requirements for Trans	smitter113
Table 5-15 Common Normative Signaling Requirements for Rece	iver114
Table 5-16 BFSK Common Normative Requirements	117
Table 5-17 BFSK Transceiver Isolation Impedance Normative Re-	quirements117
Table 5-18 BFSK Transmitter Normative Requirements	118
Table 5-19 BFSK Spectrum Mask Corners	121

Table 5-20 BFSK Receiver Normative Requirements	122
Table 5-21 BMC Tx Mask Definition, X Values	129
Table 5-22 BMC Tx Mask Definition, Y Values	130
Table 5-23 BMC Rx Mask Definition	131
Table 5-24 BMC Common Normative Requirements	133
Table 5-25 BMC Transmitter Normative Requirements	133
Table 5-26 BMC Receiver Normative Requirements	134
Table 5-27 Allowable Bit Errors vs. Number of Test Frames	138
Table 5-28 BIST Parameters	139
Table 5-29 BIST Mode support	139
Table 6-1 Message Header	142
Table 6-2 Control Message Types	145
Table 6-3 Data Message Types	150
Table 6-4 Power Data Object	151
Table 6-5 Port to Port Behavior	153
Table 6-6 Fixed Supply PDO - Source	153
Table 6-7 Fixed Power Source Peak Current Capability	155
Table 6-8 Variable Supply (non-battery) PDO - Source	155
Table 6-9 Battery Supply PDO - Source	156
Table 6-10 Fixed Supply PDO - Sink	156
Table 6-11 Variable Supply (non-battery) PDO - Sink	157
Table 6-12 Battery Supply PDO - Sink	158
Table 6-13 Fixed and Variable Request Data Object	158
Table 6-14 Fixed and Variable Request Data Object with GiveBack Support	158
Table 6-15 Battery Request Data Object	159
Table 6-16 Battery Request Data Object with GiveBack Support	159
Table 6-17 BIST Data Object	163
Table 6-18 Unstructured VDM Header	166
Table 6-19 Structured VDM Header	167
Table 6-20 Structured VDM Commands	167
Table 6-21 SVID Values	168
Table 6-22 Commands and Responses	169
Table 6-23 ID Header	170
Table 6-24 Product Types	171
Table 6-25 Cert Stat VDO	172
Table 6-26 Product VDO	172

Table 6-27 Cable VDO	173
Table 6-28 AMA VDO	174
Table 6-29 Discover SVIDs Responder VDO	175
Table 6-30 Time Values	189
Table 6-31 Timers	190
Table 6-32 Counter parameters	192
Table 6-33 Counters	192
Table 6-34 Protocol Layer States	206
Table 7-1 Noise Spectral Mask Corners	216
Table 7-2 Noise Spectral Mask Corners	220
Table 7-3 Sequence Description for Increasing the Current	223
Table 7-4 Sequence Description for Increasing the Voltage	225
Table 7-5 Sequence Diagram for Increasing the Voltage and Current	227
Table 7-6 Sequence Description for Increasing the Voltage and Decreasing the Current	229
Table 7-7 Sequence Description for Decreasing the Voltage and Increasing the Current	231
Table 7-8 Sequence Description for Decreasing the Current	233
Table 7-9 Sequence Description for Decreasing the Voltage	235
Table 7-10 Sequence Description for Decreasing the Voltage and the Current	237
Table 7-11 Sequence Description for a Sink Requested Power Role Swap	239
Table 7-12 Sequence Description for a Source Requested Power Role Swap	242
Table 7-13 Sequence Description for a GotoMin Current Decrease	245
Table 7-14 Sequence Description for a Source Initiated Hard Reset	247
Table 7-15 Sequence Description for a Sink Initiated Hard Reset	249
Table 7-16 Sequence Description for New Source Initiated Hard Reset and New Sink Receives Hard Rese	Signaling
Table 7-17 Sequence Description for New Source Initiated Hard Reset and New Sink Does Not Receive Hard Reset And New Si	
Table 7-18 Sequence Description for New Sink Initiated Hard Reset and New Source Receives Hard Reset	0 0
Table 7-19 Sequence Description for New Sink Initiated Hard Reset and New Source Does Not Receive Ha	
Table 7-20 Sequence Description for Type-A to Type-B Dead Battery Operation	259
Table 7-21 Sequence Description for no change in Current or Voltage	262
Table 7-22 Source Electrical Parameters	263
Table 7-23 Sink Electrical Parameters	265
Table 7-24 Common Source/Sink Electrical Parameters	267
Table 8-1 Basic Message Flow	276

Table 8-2 Potential issues in Basic Message Flow	277
Table 8-3 Basic Message Flow with CRC failure	278
Table 8-4 Steps for a successful Power Negotiation	281
Table 8-5 Steps for a GotoMin Negotiation	285
Table 8-6 Steps for a Soft Reset	288
Table 8-7 Steps for Source initiated Hard Reset	292
Table 8-8 Steps for Sink initiated Hard Reset	295
Table 8-9 Steps for Source initiated Hard Reset – Sink long reset	298
Table 8-10 Steps for a Successful Type-A or Type-B Source Initiated Power Role Swap Sequence	302
Table 8-11 Steps for a Successful Type-A or Type-B Sink Initiated Power Role Swap Sequence	307
Table 8-12 Steps for Type-A or Type-B Source initiated Hard Reset (Power Role Swapped)	312
Table 8-13 Steps for Type-A or Type-B Sink initiated Hard Reset (Power Role Swapped)	315
Table 8-14 Steps for a Successful Type-C Source Initiated Power Role Swap Sequence	319
Table 8-15 Steps for a Successful Type-C Sink Initiated Power Role Swap Sequence	324
Table 8-16 Steps for Type-C Data Role Swap, UFP operating as Sink initiates	328
Table 8-17 Steps for Type-C Data Role Swap, UFP operating as Source initiates	331
Table 8-18 Steps for Type-C Data Role Swap, DFP operating as Source initiates	334
Table 8-19 Steps for Type-C Data Role Swap, DFP operating as Sink initiates	337
Table 8-20 Steps for Type-C DFP to UFP VCONN Source Swap	340
Table 8-21 Steps for Type-C UFP to DFP Vconn Source Swap	344
Table 8-22 Steps for DFP to UFP Discover Identity	348
Table 8-23 Steps for Source Port to Cable Plug Discover Identity	350
Table 8-24 Steps for DFP to Cable Plug Discover Identity	353
Table 8-25 Steps for DFP to UFP Enter Mode	357
Table 8-26 Steps for DFP to UFP Exit Mode	362
Table 8-27 Steps for DFP to Cable Plug Enter Mode	366
Table 8-28 Steps for DFP to Cable Plug Exit Mode	371
Table 8-29 Steps for UFP to DFP Attention	373
Table 8-30 Steps for Cable Plug to DFP Attention	375
Table 8-31 Steps for BIST Receiver Mode test	378
Table 8-32 Steps for BIST Transmit Mode test	381
Table 8-33 Steps for BIST Eye Pattern Test	384
Table 8-34 Policy Engine States	445
Table 9-1 USB Power Delivery Type Codes	457
Table 9-2 USB Power Delivery Capability Descriptor	458
Table 9-3 Battery Info Capability Descriptor	460

Table 9-4 PD Consumer Port Descriptor	461
Table 9-5 PD Provider Port Descriptor	462
Table 9-6 PD Class Requests	463
Table 9-7 PD Class Request Codes	463
Table 9-8 PD Class Feature Selectors	463
Table 9-9 Clear Change Mask	465
Table 9-10 Battery Status Structure	466
Table 9-11 Port PD Status	468
Table 9-12 Battery Wake Mask	471
Table 9-13 Policy Mode Encoding	471
Table 9-14 Charging Policy Encoding	472
Table F-1 External power is supplied downstream	501
Table F-2 External power is supplied downstream	504
Table F-3 Giving back power	511
Table G-1 Discover Identity Command request from Initiator Example	524
Table G-2 Discover Identity Command response from Active Cable Responder Example	524
Table G-3 Discover Identity Command response from Active Cable Responder Example	526
Table G-4 Discover SVIDs Command request from Initiator Example	527
Table G-5 Discover SVIDs Command response from Responder Example	528
Table G-6 Discover Modes Command request from Initiator Example	528
Table G-7 Discover Modes Command response from Responder Example	529
Table G-8 Enter Mode Command request from Initiator Example	530
Table G-9 Enter Mode Command response from Responder Example	531
Table G-10 Exit Mode Command request from Initiator Example	532
Table G-11 Exit Mode Command response from Responder Example	533
Table G-12 Attention Command request from Initiator Example	533
List of Figures	
Figure 2-1 Logical Structure of USB Power Delivery Capable Devices	43
Figure 2-2 SOP' signaling between Source and Cable Plug with no Explicit Contract or an Implicit Contract	44
Figure 2-3 SOP' signaling between DFP and Cable Plug with PD Explicit Contract	44
Figure 2-4 SOP" Communication with the attached Cable Plugs	45
Figure 2-5 USB Power Delivery Communications Stack	52
Figure 2-6 USB Power Delivery Communication Over USB	53
Figure 2-7 High Level Architecture View	54
Figure 3-1 Standard-A Insertion Detect Schematic Representation	62
USB Power Delivery Specification Revision 2.0, Version 1.0 Page	23

Figure 3-2 PD Standard-A No Plug Detection Circuit	62
Figure 3-3 Non-PD Plug Standard-A Detection Circuit	62
Figure 3-4 USB Thin Card Standard-A Detection Circuit	63
Figure 3-5 PD Plug Standard-A Detection Circuit	63
Figure 3-6 Insertion Detect Zone Mechanical Dimensions for the Standard-A Receptacle	64
Figure 3-7 PD Detect Plane Location Range for PD Standard-A Receptacles	65
Figure 3-8 PD Standard-A Plug Interface Dimensions	67
Figure 3-9 USB 2.0 PD Standard-A Receptacle Interface Dimensions	68
Figure 3-10 Reference Footprint for the USB 2.0 PD Standard-A Top Mount Single Receptacle (Informative)	69
Figure 3-11 USB 3.1 PD Standard-A Plug Interface Dimensions	71
Figure 3-12 Reference USB 3.1 PD Standard-A Receptacle Interface Dimensions (Informative)	72
Figure 3-13 Reference Footprint for the USB 3.1 PD Standard-A Top Mount Single Receptacle (Informative)	73
Figure 3-14 USB 2.0 PD Standard-B Plug Interface Dimensions	75
Figure 3-15 USB 2.0 PD Standard-B Receptacle Interface Dimensions	76
Figure 3-16 Reference Footprint for the USB 2.0 PD Standard-B Receptacle	77
Figure 3-17 USB 3.1 PD Standard-B Plug Interface Dimensions	78
Figure 3-18 USB 3.1 PD Standard-B Receptacle Interface Dimensions	79
Figure 3-19 Reference Footprint for the USB 3.1 PD Standard-B Receptacle	80
Figure 3-20 USB PD Cable Assembly Overmold Maximum Dimensions	83
Figure 3-21 Schematic of a Micro-A Plug Legacy Termination	84
Figure 3-22 Schematic of a Micro-A Plug Marker Indicating Low Power Capability	85
Figure 3-23 Schematic of a Micro-A PD Plug	85
Figure 3-24 Schematic of a B Plug Connector Marker Indicating 3A Capability	86
Figure 3-25 Schematic of a B Plug Connector Marker Indicating 5A Capability	86
Figure 3-26 Differential Near-End and Far-End Crosstalk Requirement between the D+/D- Pair and $V_{ ext{BUS}}$	88
Figure 3-27 Voltage Drop Measurement	89
Figure 4-1 Type-A to Type-B Dead Battery / Unpowered Port Detection FlowFlow	93
Figure 4-2 Plug Type Determination	97
Figure 4-3 Standard-A Plug PD Capabilities Flow	98
Figure 4-4 Plug Type Detection Circuit	98
Figure 5-1 Interpretation of ordered sets	104
Figure 5-2 Transmit Order for Various Sizes of Data	106
Figure 5-3 USB Power Delivery Packet Format	106
Figure 5-4 CRC 32 generation	110
Figure 5-5 Line format of Hard Reset	112
Figure 5-6 Line format of Cable Reset	113

Figure 5-7 Inter-Frame Gap Timings	114
Figure 5-8 Transmitter Block Diagram	115
Figure 5-9 Receiver Block Diagram	116
Figure 5-10 Channel Diagram (Cable Type Detection not shown)	116
Figure 5-11 Eye diagram of BFSK Modulation	120
Figure 5-12 BFSK Transmit Spectral Mask, given in absolute terms relative to the maximum value of vTX	121
Figure 5-13 Line Format of Bit Stream	124
Figure 5-14 BMC Example	124
Figure 5-15 BMC Transmitter Block Diagram	125
Figure 5-16 BMC Receiver Block Diagram	125
Figure 5-17 BMC Encoded Start of Preamble	125
Figure 5-18 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with High-to-Low Last ${\mathbb T}$	Γransition 126
Figure 5-19 Transmitting or Receiving BMC Encoded Frame Terminated by One with High-to-Low Last T	ransition.126
Figure 5-20 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with Low to High Last T	'ransition.127
Figure 5-21 Transmitting or Receiving BMC Encoded Frame Terminated by One with Low to High Last Ti	ransition127
Figure 5-22 Waiting for idle after a BMC Encoded Frame Terminated by Zero with High-to-Low Last Tran	ısition127
Figure 5-23 BMC Tx 'ONE' Mask	128
Figure 5-24 BMC Tx 'ZERO' Mask	129
Figure 5-25 BMC Rx 'ONE' Mask	130
Figure 5-26 BMC Rx 'ZERO' Mask	131
Figure 5-27 Transmitter Load Model for BMC Tx	132
Figure 5-28 Transmitter diagram illustrating zDriver	134
Figure 5-29 Example Multi-Drop Configuration showing two DRPs	135
Figure 5-30 Example Multi-Drop Configuration showing a DFP and UFP	136
Figure 5-31 Example implementation of the BIST generator and checker	137
Figure 5-32 Test Frame	137
Figure 5-33 Test Data Frame	139
Figure 6-1 High Level Message Structure	141
Figure 6-2 Example Capabilities Message with 2 Power Data Objects	150
Figure 6-3 BIST Message	162
Figure 6-4 Vendor Defined Message	165
Figure 6-5 Discover Identity Command response	170
Figure 6-6 Example Discover SVIDs response with 3 SVIDs	175
Figure 6-7 Example Discover SVIDs response with 4 SVIDs	175
Figure 6-8 Example Discover SVIDs response with 12 SVIDs followed by an empty response	176
Figure 6-9 Example Discover Modes response for a given SVID with 3 Modes	176

Figure 6-10 Successful Enter Mode sequence	177
Figure 6-11 Unsuccessful Enter Mode sequence due to NAK	177
Figure 6-12 Exit Mode sequence	178
Figure 6-13 Attention Command request/response sequence	179
Figure 6-14 Command request/response sequence	179
Figure 6-15 Enter/Exit Mode Process	181
Figure 6-16 Vendor Defined Message interrupted by a Power Delivery message	182
Figure 6-17 Outline of States	194
Figure 6-18 References to states	194
Figure 6-19 Protocol Layer message transmission	195
Figure 6-20 Protocol layer message reception	198
Figure 6-21 Hard Reset	200
Figure 6-22 BIST Transmitter Test	203
Figure 6-23 BIST Receiver Test	205
Figure 7-1 Placement of Source Bulk Capacitance	208
Figure 7-2 Transition Envelope for Positive Voltage Transitions	209
Figure 7-3 Transition Envelope for Negative Voltage Transitions	210
Figure 7-4 Source Response to Hard Reset	211
Figure 7-5 Noise Spectral Mask, given in absolute terms relative to the maximum value of vTX	215
Figure 7-6 vSafeDB Operating Region	216
Figure 7-7 Placement of Sink Bulk Capacitance	218
Figure 7-8 Noise Spectral Mask, given in absolute terms relative to the maximum value of vTX	220
Figure 7-9 Transition Diagram for Increasing the Current	222
Figure 7-10 Transition Diagram for Increasing the Voltage	224
Figure 7-11 Transition Diagram for Increasing the Voltage and Current	226
Figure 7-12 Transition Diagram for Increasing the Voltage and Decreasing the Current	228
Figure 7-13 Transition Diagram for Decreasing the Voltage and Increasing the Current	230
Figure 7-14 Transition Diagram for Decreasing the Current	232
Figure 7-15 Transition Diagram for Decreasing the Voltage	234
Figure 7-16 Transition Diagram for Decreasing the Voltage and the Current	236
Figure 7-17 Transition Diagram for a Sink Requested Power Role Swap	238
Figure 7-18 Transition Diagram for a Source Requested Power Role Swap	241
Figure 7-19 Transition Diagram for a GotoMin Current Decrease	244
Figure 7-20 Transition Diagram for a Source Initiated Hard Reset	246
Figure 7-21 Transition Diagram for a Sink Initiated Hard Reset	248
Figure 7-22 Transition Diagram for New Source Initiated Hard Reset and New Sink Receives Hard Reset	Signaling250

Figure 7-23 Transition Diagram for New Source Initiated Hard Reset and New Sink Does Not Receive Hard Reset Signaling	
Figure 7-24 Transition Diagram for New Sink Initiated Hard Reset and New Source Receives Hard Reset Signalin	g254
Figure 7-25 Transition Diagram for New Sink Initiated Hard Reset and New Source Does Not Receive Hard Reset Signaling	
Figure 7-26 Type-A to Type-B Transition Diagram for Dead Battery Operation	258
Figure 7-27 Transition Diagram for no change in Current or Voltage	261
Figure 8-1 Example of daisy chained displays	273
Figure 8-2 Basic Message Exchange (Successful)	275
Figure 8-3 Basic Message flow indicating possible errors	277
Figure 8-4 Basic Message Flow with Bad CRC followed by a Retry	278
Figure 8-5 Successful Power Negotiation	280
Figure 8-6 Successful GotoMin operation	285
Figure 8-7 Soft Reset	288
Figure 8-8 Provider initiated Hard Reset	291
Figure 8-9 Consumer Initiated Hard Reset	294
Figure 8-10 Provider initiated reset - Consumer long reset	297
Figure 8-11 Type-A or Type-B Successful Power Role Swap Sequence Initiated by the Source	301
Figure 8-12 Type-A or Type-B Successful Power Role Swap Sequence Initiated by the Sink	306
Figure 8-13 Type-A or Type-B Source initiated Hard Reset (Power Role Swapped)	311
Figure 8-14 Type-A or Type-B Sink Initiated Hard Reset (Power Role Swapped)	314
Figure 8-15 Type-C Successful Power Role Swap Sequence Initiated by the Source	318
Figure 8-16 Type-C Successful Power Role Swap Sequence Initiated by the Type-C Sink	323
Figure 8-17 Type-C Data Role Swap, UFP operating as Sink initiates	328
Figure 8-18 Type-C Data Role Swap, UFP operating as Source initiates	331
Figure 8-19 Type-C Data Role Swap, DFP operating as Source initiates	334
Figure 8-20 Type-C Data Role Swap, DFP operating as Sink initiates	337
Figure 8-21 Type-C DFP to UFP Vconn Source Swap	340
Figure 8-22 Type-C UFP to DFP Vconn Source Swap	344
Figure 8-23 DFP to UFP Discover Identity	347
Figure 8-24 Source Port to Cable Plug Discover Identity	350
Figure 8-25 DFP to Cable Plug Discover Identity	353
Figure 8-26 DFP to UFP Enter Mode	356
Figure 8-27 DFP to UFP Exit Mode	362
Figure 8-28 DFP to Cable Plug Enter Mode	365
Figure 8-29 DFP to Cable Plug Exit Mode	371
Figure 8-30 UFP to DFP Attention	373

Page **27**

 $USB\ Power\ Delivery\ Specification\ Revision\ 2.0, Version\ 1.0$

Figure 8-31 Cable Plug to DFP Attention	375
Figure 8-32 BIST Receiver Mode test	377
Figure 8-33 BIST Transmit Mode test	380
Figure 8-34 BIST Eye Pattern Test	383
Figure 8-35 Outline of States	385
Figure 8-36 References to states	385
Figure 8-37 Example of state reference with conditions	385
Figure 8-38 Example of state reference with the same entry and exit	386
Figure 8-39 Source Port Policy Engine state diagram	387
Figure 8-40 Sink Port state diagram	392
Figure 8-41 Source Port Soft Reset Diagram	396
Figure 8-42 Sink Port Soft Reset Diagram	398
Figure 8-43 Source Port Ping State Diagram	399
Figure 8-44 Dual-Role (initially Source Port) Ping State Diagram	400
Figure 8-45 Dual-Role (initially Sink Port) Ping State Diagram	400
Figure 8-46 State Diagram for Hard Reset of P/C in Sink Role	401
Figure 8-47 State Diagram for the Hard Reset of a C/P in Source Role	402
Figure 8-48 Consumer/Provider Dead Battery/Power Loss State Diagram	403
Figure 8-49 BFSK Provider/Consumer Dead Battery/Power Loss State Diagram	406
Figure 8-50: Dual-Role Port in C-Type DFP to UFP Data Role Swap State Diagram	408
Figure 8-51: Dual-Role Port in C-Type UFP to DFP Data Role Swap State Diagram	411
Figure 8-52: Dual-Role Port in Source to Sink Power Role Swap State Diagram	414
Figure 8-53: Dual-role Port in Sink to Source Power Role Swap State Diagram	417
Figure 8-54 Dual-Role (Source) Get Source Capabilities diagram	419
Figure 8-55 Dual-Role (Source) Give Sink Capabilities diagram	420
Figure 8-56 Dual-Role (Sink) Get Sink Capabilities State Diagram	420
Figure 8-57 Dual-Role (Sink) Give Source Capabilities State Diagram	421
Figure 8-58 DFP VCONN Swap State Diagram	422
Figure 8-59 UFP VCONN Swap State Diagram	424
Figure 8-60 UFP VDM State Diagram	426
Figure 8-61 UFP VDM Attention State Diagram	429
Figure 8-62 DFP VDM Discover Identity State Diagram	429
Figure 8-63 DFP VDM Discover SVIDs State Diagram	431
Figure 8-64 DFP VDM Discover Modes State Diagram	432
Figure 8-65 DFP VDM Mode Entry State Diagram	433
Figure 8-66 DFP VDM Mode Exit State Diagram	434

Figure 8-67 Source Startup VDM Discover Identity Diagram	435
Figure 8-68 DFP VDM Attention State Diagram	436
Figure 8-69 General Cable VDM State Diagram	437
Figure 8-70 Cable Soft Reset State Diagram	440
Figure 8-71 Cable Hard Reset State Diagram	440
Figure 8-72 BIST Receive Mode State Diagram	441
Figure 8-73 BIST Transmit Mode State Diagram	442
Figure 8-74 BIST Carrier Mode and Eye Pattern State Diagram	443
Figure 9-1 Example PD Topology	452
Figure 9-2 Mapping of PD Topology to USB	453
Figure 9-3 USB Attached to USB Powered State Transition	454
Figure 9-4 Any USB State to USB Attached State Transition (When operating as a Consumer)	455
Figure 9-5 Any USB State to USB Attached State Transition (When operating as a Provider)	455
Figure 9-6 Software stack on a PD aware OS	456
Figure 9-7 Enumeration of a PDUSB Device	457
Figure 9-8 Hub Status Change	464
Figure A-1 Interpretation of UL60950	476
Figure A-2 Notebook is Capable of Meeting User's Requirements	477
Figure A-3 Notebook is not Capable of Meeting User's Requirements	478
Figure A-4 Display with Integrated Hub Capable of Meeting User's Requirements	479
Figure C-1 Typical System Electrical Model	483
Figure C-2 Typical Synchronous Buck Power Stage with Parasitics	484
Figure C-3 Spurious Noise Measurement Test Setup	485
Figure C-4 Current Transients when Cable/Load Removed	486
Figure C-5 Isolation Inductor Energy versus Load	487
Figure C-6 Simplified Small Signal AC Model	488
Figure C-7 Power Stage Phase And Gain with and without Isolation Inductors	489
Figure C-8 Simplified Small Signal AC Model (Feedback before and after Inductor zIsolation_P)P	490
Figure C-9 Simplified Small Signal AC Model (Feedback before and after Inductor zIsolation_P)	490
Figure D-1 USB 3.1 Standard-A Plug with USB 2.0 PD or 3.1 PD Standard-A Receptacle	491
Figure D-2 USB 3.1 PD Standard-A Plug with USB 2.0 or 3.1 Standard-A Receptacle	492
Figure D-3 USB 2.0 PD or 3.1 PD Standard-A plug with USB 2.0 PD or 3.1 PD Standard-A receptacle	493
Figure D-4 USB 2.0 PD or 3.1 PD Standard-A Plug with USB 2.0 Standard-A Receptacle	494
Figure D-5 USB 2.0 Standard-A Plug with USB 2.0 or USB3.1 PD Standard-A Receptacle	495
Figure D-6 USB 2.0 Thin Card with USB 2.0 PD or 3.1 PD Standard-A Receptacle	496
Figure D-7 USB 3.1 Thin Card with USB 2.0 PD or 3.1 PD Standard-A Receptacle	497

Figure E-1 Squelch Budget	498
Figure F-1 External Power supplied downstream	500
Figure F-2 External Power supplied upstream	504
Figure F-3 Giving Back Power	511

1. Introduction

USB has evolved from a data interface capable of supplying limited power to a primary provider of power with a data interface. Today many devices charge or get their power from USB ports contained in laptops, cars, aircraft or even wall sockets. USB has become a ubiquitous power socket for many small devices such as cell phones, MP3 players and other hand-held devices. Users need USB to fulfill their requirements not only in terms of data but also to provide power to, or charge, their devices simply, often without the need to load a driver, in order to carry out "traditional" USB functions.

There are however, still many devices which either require an additional power connection to the wall, or exceed the USB rated current in order to operate. Increasingly, international regulations require better energy management due to ecological and practical concerns relating to the availability of power. Regulations limit the amount of power available from the wall which has led to a pressing need to optimize power usage. The USB Power Delivery Specification has the potential to minimize waste as it becomes a standard for charging devices that are not satisfied by [BC1.2].

Wider usage of wireless solutions is an attempt to remove data cabling but the need for "tethered" charging remains. In addition, industrial design requirements drive wired connectivity to do much more over the same connector.

USB Power Delivery is designed to enable the maximum functionality of USB by providing more flexible power delivery along with data over a single cable. Its aim is to operate with and build on the existing USB ecosystem; increasing power levels from existing USB standards, for example Battery Charging, enabling new higher power use cases such as USB powered Hard Disk Drives (HDDs) and printers.

With USB Power Delivery the power direction is no longer fixed. This enables the product with the power (Host or Peripheral) to provide the power. For example, a display with a supply from the wall can power, or charge, a laptop. Alternatively, USB power bricks or chargers are able to supply power to laptops and other battery powered devices through their, traditionally power providing, USB ports.

USB Power Delivery enables hubs to become the means to optimize power management across multiple peripherals by allowing each device to take only the power it requires, and to get more power when required for a given application. For example battery powered devices can get increased charging current and then give it back temporarily when the user's HDD requires to spin up. Optionally the hubs can communicate with the PC to enable even more intelligent and flexible management of power either automatically or with some level of user intervention.

USB Power Delivery allows Low Power cases such as headsets to negotiate for only the power they require. This provides a simple solution that enables USB devices to operate at their optimal power levels.

The Power Delivery Specification, in addition to providing mechanisms to negotiate power also can be used as a side-band channel for standard and vendor defined messaging. Power Delivery enables alternative modes of operation by providing the mechanisms to discover, enter and exit Modes. The specification also enables discovery of cable capabilities such as supported speeds and current levels.

1.1 Overview

This specification defines how USB Devices may negotiate for more current and/or higher or lower voltages over the USB cable (using V_{BUS} or CC wire as the communications channel) than are defined in the <code>[USB2.0]</code>, <code>[USB3.1]</code>, <code>[USBType-C1.0]</code> or <code>[BC1.2]</code> specifications. It allows Devices with greater power requirements than can be met with today's specification to get the power they require to operate from V_{BUS} and negotiate with external power sources (e.g. wall warts). In addition, it allows a Source and Sink to swap power roles such that a Device could supply power to the Host. For example, a display could supply power to a notebook to charge its battery.

The USB Power Delivery Specification is guided by the following principles:

- 1) Works seamlessly with legacy USB Devices
- 2) Compatible with existing spec-compliant USB cables
- 3) Minimizes potential damage from non-compliant cables (e.g. 'Y' cables etc.)
- 4) Optimized for low-cost implementations

This specification defines mechanisms to discover, enter and exit Modes defined either by a standard or by a particular vendor. These Modes can be supported either by the Port Partner or by a cable connecting the two Port Partners.

The specification defines mechanisms to discover the capabilities of cables which can communicate using Power Delivery signaling.

For Type-C Connectors this specification adds a mechanism to swap the data roles such that the upstream facing Port becomes the downstream facing Port and vice versa. It also enables a swap of the end supplying V_{CONN} to a powered cable.

1.2 Purpose

The USB Power Delivery specification defines a power delivery system covering all elements of a USB system including: Hosts, Devices, Hubs, Chargers and cable assemblies. This specification describes the architecture, protocols, power supply behavior, connectors and cabling necessary for managing power delivery over USB at up to 100W. This specification is intended to be fully compatible and extend the existing USB infrastructure. It is intended that this specification will allow system OEMs, power supply and peripheral developers adequate flexibility for product versatility and market differentiation without losing backwards compatibility.

USB Power Delivery is designed to operate independently of the existing USB bus defined mechanisms used to negotiate power which are:

- [USB2.0], [USB3.1] in band requests for high power interfaces.
- [BC1.2] mechanisms for supplying higher power (not mandated by this specification).
- [USBType-C1.0] mechanisms for supplying higher power

Initial operating conditions remain the USB Default Operation as defined in [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2].

- The DFP sources *vSafe5V* over V_{BUS}.
- The UFP consumes power from V_{BUS}.

1.3 Scope

This specification is intended as an extension to the existing [USB2.0], [USB3.1], [USBType-C1.0] and [BC1.2] specifications. It addresses only the elements required to implement USB Power Delivery. It is targeted at power supply vendors, manufacturers of [USB2.0], [USB3.1], [USBType-C1.0] and [BC1.2] Platforms, Devices and cable assemblies.

Normative information is provided to allow interoperability of components designed to this specification. Informative information, when provided, may illustrate possible design implementation.

1.4 Conventions

1.4.1 Precedence

If there is a conflict between text, figures, and tables, the precedence shall be tables, figures, and then text.

1.4.2 Keywords

The following keywords differentiate between the levels of requirements and options.

1.4.2.1 Conditional Normative

Conditional Normative is a keyword used to indicate a feature that is mandatory when another related feature has been implemented. Designers are mandated to implement all such requirements, when the dependent features have been implemented, to ensure interoperability with other compliant Devices.

1.4.2.2 **Deprecated**

Deprecated is a keyword used to indicate a feature, supported in previous releases of the specification, which is no longer supported.

1.4.2.3 **Ignored**

Ignored is a keyword indicating messages or message fields which, when received, shall result in no action by the receiver, aside from returning a **GoodCRC** message to acknowledge message receipt.

1.4.2.4 **May**

May is a keyword that indicates a choice with no implied preference.

1.4.2.5 N/A

N/A is a keyword that indicates that a field or value is not applicable and has no defined value and shall not be checked or used by the recipient.

1.4.2.6 Optional/Optionally/Optional Normative

Optional, Optionally and **Optional Normative** are equivalent keywords that describe features not mandated by this specification. However, if an **Optional** feature is implemented, the feature shall be implemented as defined by this specification.

1.4.2.7 Reserved

Reserved is a keyword indicating reserved bits, bytes, words, fields, and code values that are set-aside for future standardization. Their use and interpretation may be specified by future extensions to this specification and shall not be utilized or adapted by vendor implementation. A **Reserved** bit, byte, word, or field shall be set to zero by the sender and shall be ignored by the receiver. **Reserved** field values shall not be sent by the sender and shall be ignored by the receiver.

1.4.2.8 **Shall/Normative**

Shall and *Normative* are equivalent keywords indicating a mandatory requirement. Designers are mandated to implement all such requirements to ensure interoperability with other compliant Devices.

1.4.2.9 **Should**

Should is a keyword indicating flexibility of choice with a preferred alternative. Equivalent to the phrase "it is recommended that".

1.4.3 Numbering

Numbers that are immediately followed by a lowercase "b" (e.g., 01b) are binary values. Numbers that are immediately followed by an uppercase "B" are byte values. Numbers that are immediately followed by a lowercase "h" (e.g., 3Ah) are hexadecimal values. Numbers not immediately followed by either a "b", "B", or "h" are decimal values.

1.5 Related Documents

- **[USB2.0]** Universal Serial Bus Specification, Revision 2.0, plus ECN and Errata (this includes the entire document release package including the OTG&EH v2.0 and the Micro connector v1.01 specifications). www.usb.org/developers/docs
- **[USB3.1]** Universal Serial Bus 3.1 Specification, Revision 1 plus ECN and Errata (this includes the entire document release package including the OTG&EH v3.0 specification). <u>www.usb.org/developers/docs.</u>

- [BC1.2] Battery Charging Specification, Revision 1.2 plus Errata (referred to in this document as the Battery Charging specification). www.usb.org/developers/devclass docs#approved.
- **[USBPDCompliance]** USB Power Delivery Compliance Plan version 1.0 http://www.usb.org/developers/powerdelivery/.
- [USBOTG2.0] On-The-Go and Embedded Host Supplement to the Universal Serial Bus Revision 2.0 Specification.
- [Maxim37] Maxim Engineering Journal, Volume 37, page 12 http://pdfserv.maxim-ic.com/en/ej/EJ37.pdf.
- **[USBType-C1.0]** USB Type-C Specification <u>www.usb.org/developers/docs</u>
- [IEC60958-1] IEC 60958-1 Digital Audio Interface Part:1 General Edition 3.0 2008-09 www.iec.ch

1.6 Terms and Abbreviations

This section defines terms used throughout this document. For additional terms that pertain to the Universal Serial Bus, see Chapter 2, "Terms and Abbreviations," in [USB2.0], [USB3.1], [USBType-C1.0] and [BC1.2].

Table 1-1 Terms and Abbreviations

Term	Description
Active Cable	A cable with a USB Plug on each end at least one of which is a Cable Plug supporting SOP', that also incorporates data bus signal conditioning circuits. The cable supports the Structured VDM <i>Discover Identity</i> to determine its characteristics in addition to other Structured VDM Commands (Electronically Marked Cable see <i>[USBType-C1.0]</i>).
Alternate Mode	As defined in [USBType-C1.0]. Equivalent to Mode in the PD Specification.
Alternate Mode Adapter (AMA)	A PDUSB Device which supports Alternate Modes as defined in [USBType-C1.0] . Note that since an AMA is a PDUSB Device it has a single UFP that is only addresseable by SOP Packets.
Attached	USB Power Delivery ports which are mechanically joined with USB cable.
Binary Frequency Shift Keying (BFSK)	BFSK uses a pair of discrete frequencies to transmit binary (0s and 1s) information. In the Power Delivery BFSK system:
	 Logic 0 is indicated by a frequency fCarrier - fDeviation. Logic 1 is indicated by a frequency fCarrier + fDeviation.
Biphase Mark Coding (BMC)	Modification of Manchester coding where each zero has one transition and a one has two transitions (see [IEC60958-1]).
BIST	Built In Self Test - Power Delivery testing mechanism for the PHY Layer.
Cable Plug	Term used to describe a PD Capable element in a Multi-Drop system addressed by SOP'/SOP" Packets. Logically the Cable Plug is associated with a USB plug at one end of the cable. In a practical implementation the electronics may reside anywhere in the cable.
Cable Reset	This is initiated by <i>Cable Reset</i> signaling from either the Source or DFP. It restores the Cable Plugs to their default, power up condition and resets the PD communications engine to its default state. It does not reset the Port Partners.
Cold Socket	A DFP receptacle that does not apply $\textit{vSafe5V}$ on V_{BUS} until a plug insertion is detected.
Command	Request and response pair defined as part of a Structured Vendor Defined Message (see Section 6.4.4.2)
Configuration Channel (CC)	Single wire used by the BMC PHY Layer signaling (see [USBType-C1.0]).

Term	Description
Connected	USB Power Delivery ports which are actively communicating using the USB Power Delivery protocol.
Consumer	The capability of a PD Port (typically a Device's UFP) to sink power from the power conductor (e.g. V_{BUS}). This corresponds to a Type-B Port or a Type-C Port with $R_{\rm d}$ asserted on its CC Wire.
Consumer/Provider	A Consumer with the additional capability to act as a Provider. This corresponds to a Dual-Role Type-B Port or a Dual-Role Type-C Port with $R_{\rm d}$ asserted on its CC Wire.
Contract	An agreement on both power level and direction reached between a Port Pair. A Contract may be explicitly negotiated between the Port Pair or may be an Implicit power level defined by the current state. While operating in Power Delivery mode there will always be either an Explicit or Implicit Contract in place. The Contract may only be altered in the case of a (re-)negotiation, Power Role Swap, Data Role Swap, Hard Reset or failure of the Source.
Data Role Swap	Process of exchanging the DFP (Host) and UFP (Device) roles between Port Partners using the <i>[USBType-C1.0]</i> connector.
Dead Battery	A device has a Dead Battery when the battery in a device is unable to power its functions.
Device	When lower cased (device), it refers to any USB product, either USB Device or USB Host. When in upper case refers to a USB Device (Peripheral or Hub).
Device Policy Manager	Module running in a Provider or Consumer that applies Local Policy to each Port in the Device via the Policy Engine.
Discovery Process	Command sequence using Structured Vendor Defined Messages resulting in identification of the Port Partner, its supported SVIDs and Modes.
Downstream Facing Port (DFP)	Typically a Type-A Port on a Device as defined in [USB2.0], [USB3.1] or Type-C Port as defined in [USBType-C1.0]. The default Host and Source.
Dual-Role Device	A product containing one or more Dual-Role Ports that are capable of operating as either a Source or a Sink.
Dual-Role Port	A Consumer/Provider or Provider/Consumer capable Port that is a Port capable of operating as either a Source or Sink.
End of Packet (EOP)	K-code marker used to delineate the end of a packet.
Enter Mode Process	Command sequence using Structured Vendor Defined Messages resulting in the Port Partners entering a Mode.
Exit Mode Process	Command sequence using Structured Vendor Defined Messages resulting in the Port Partners exiting a Mode.
Explicit Contract	An agreement reached between a Port Pair as a result of the Power Delivery negotiation process. An Explicit Contract is established (or continued) when a Source sends an <i>Accept</i> message in response to a <i>Request</i> message sent by a Sink. The Explicit Contract may be altered through the re-negotiation process. All Port pairs, except for those involving low power devices, are required to make an Explicit Contract.
Frame	Generic term referring to an atomic communication transmitted by PD such as a Packet, Test Frame or Signaling.

Term	Description
Hard Reset	This is initiated by <i>Hard Reset</i> signaling from either Port Partner. It restores V _{BUS} to USB Default Operation and resets the PD communications engine to its default state in both Port Partners as well as in any attached Cable Plugs.
HDD	A Hard Disk Drive.
Initiator	The initial sender of a Command request in the form of a query.
Implicit Contract	An agreement on power levels between a Port Pair which occurs, not as a result of the Power Delivery negotiation process, but as a result of the current state e.g.during a Power Role Swap or Dead Battery operation, or on detection of a low power device. Implicit Contracts, except for those involving low power devices, are temporary since the Port pair is required to immediately negotiate an Explicit Contract.
IR Drop	The voltage drop across the cable and connectors between the Source and the Sink. It is a function of the resistance of the ground and power wire in the cable plus the contact resistance in the connectors times the current flowing over the path.
K-code	Special symbols provided by the 4b5b coding scheme. K-codes are used to signal Hard Reset and Cable reset, and delineate Packet boundaries.
Local Policy	Every PD Capable device has its own Policy, called the Local Policy, that is executed by its Policy Engine to control its power delivery behavior. The Local Policy at any given time may be the default policy, hard coded or modified by changes in operating parameters or one provided by the system Host or some combination of these. The Local Policy optionally may be changed by a System Policy Manager.
Low Power	Mode in which Sources powered by e.g. a single cell Li battery that want to minimize the power they output over V_{BUS} without the requirement to fully support the PD negotiation process.
Low Power Device	Devices which can be powered e.g. by a single cell Li battery without the requirement to fully support the PD negotiation process.
Modal Operation	State where one or more Modes are active. Modal Operation ends when there are no longer any active Modes.
Message	The packet payload consisting of a header for control messages and a header and data for data messages as defined in Section 5.6.1.2.5.
Messaging	Communication in the form of messages as defined in Chapter 5.9.9.
Mode	Operation defined by a Vendor or Standard's organization, which is associated with a SVID, whose definition is outside the scope of USB-IF specifications. Entry to and exit from the Mode uses the Enter Mode and Exit Mode Processes. Modes are equivalent to "Alternate Modes" as described in [USBType-C1.0].
Multi-Drop	Refers to a Power Delivery system with one or more Cable Plugs where communication is to the Cable Plugs rather than the Port Partner. Multi-Drop systems share the Power Delivery communication channel with the Port Partners.
Negotiation	This is the PD process whereby:
	1. The Source advertises its capabilities.
	 The Sink requests one of the advertised capabilities. The Source acknowledges the request and alters its output to satisfy the request.
	The result of the negotiation is a Contract for power delivery/consumption between the Port Pair.

Term	Description	
Packet	One entire unit of PD communication including a Preamble, <i>SOP*</i> , payload, CRC and <i>EOP</i> as defined in Section 5.6.	
Passive Cable	Cable with a USB Plug on each end at least one of which is a Cable Plug supporting SOP' that does not incorporate data bus signal conditioning circuits. Supports the Structured VDM <i>Discover Identity</i> to determine its characteristics (Electronically Marked Cable see <i>[USBType-C1.0]</i>). Note this specification does not discuss Passiv Cables which are not Electronically Marked Cables.	
PD	USB Power Delivery	
PD Capable	A Port that supports USB Power Delivery.	
PD Connection	A Port Pair that are Connected i.e. actively communicating.	
PDUSB	USB Device Port or USB Host Port that is both PD capable and capable of USB Communication. See also PDUSB Host, PDUSB Device and PDUSB Hub.	
PDUSB Device	A USB Device with a PD Capable UFP. A PDUSB Device is only addressed by SOP Packets.	
PDUSB Host	A USB Host which is PD Capable on at least one of its DFPs. A PDUSB Host is only addressed by SOP Packets.	
PDUSB Hub	A port expander USB Device with a UFP and one or more DFPs which is PD Capable on at least one of its Ports. A PDUSB Hub is only addressed by SOP Packets.	
PDUSB Peripheral	A USB Device with a PD Capable UFP which is not a PDUSB Hub. A PDUSB Peripheral is only addressed by SOP Packets.	
PHY Layer	The Physical Layer responsible for sending and receiving messages across either V_{BUS} or CC between a Port Pair.	
Policy	Policy defines the behavior of PD capable parts of the system and defines the capabilities it advertises, requests made to (re)negotiate power and the responses made to requests received.	
Policy Engine	The Policy Engine interprets the Device Policy Manager's input in order to implement Policy for a given Port and directs the Protocol Layer to send appropriate messages.	
Port	An interface typically exposed through a receptacle, or via a plug on the end of a hard-wired captive cable. USB Power Delivery defines the interaction between a Port Pair.	
Port Pair	Two attached PD Capable Ports.	
Port Partner	A Contract is negotiated between a Port Pair connected by a USB cable. These ports are known as Port Partners.	
Power Conductor	The wire delivering power from the Source to Sink. For example USB's V_{BUS} .	
Power Consumer	See Consumer	
Power Delivery Mode	Operation after a Contract has initially been established between a Port pair. This mode persists during normal Power Delivery operation, including after a Power Role Swap. Power Delivery mode can only be exited by detaching the ports, applying a Hard Reset or by the Source removing power (except when power is removed during the Power Role Swap procedure).	
Power Provider	See Provider	

Term	Description	
Preamble	Start of a transmission which is used to enable the receiver to lock onto the carrier. The Preamble consists of a 64-bit sequence of alternating 0s and 1s starting with a "0" and ending with a "1" which is not 4b5b encoded.	
Protocol Error	An unexpected or unknown message, that cannot be handled by a given implementation.	
Protocol Layer	The entity that forms the messages used to communicate information between Por Partners.	
Provider	A capability of a PD Port (typically a Host, Hub, or Wall Wart DFP) to source power over the power conductor (e.g. V_{BUS}). This corresponds to a Type-A Port or a Type-Port with R_p asserted on its CC Wire.	
Provider/Consumer	A Provider with the additional capability to act as a Consumer. This corresponds to a Dual-Role Type-A Port or a Dual-Role Type-C Port with $R_{\rm p}$ asserted on its CC Wire.	
Re-negotiation	A process wherein one of the Port Partners wants to alter the negotiated Contract.	
Power Reserve	Power which is kept back by a Source in order to ensure that it can meet total power requirements of attached Sinks on at least one Port.	
Power Role Swap	Process of exchanging the Source and Sink roles between Port Partners.	
Responder	The receiver of a Command request sent by an Initiator that replies with a Command response.	
Safe Operation	Sources must have the ability to tolerate <i>vSafe5V</i> applied by both Port Partners.	
Signalling	A Preamble followed by an ordered set of four K-codes used to indicate a particular line symbol e.g. <i>Hard Reset</i> as defined in Section 5.4.	
Single-Role Port	A Port that is a Port only capable of operating as a Source or Sink, but not both.	
Sink	The Port consuming power from V _{BUS} ; most commonly a Device.	
Soft Reset	A process that resets the PD communications engine to its default state.	
Start of Packet (SOP)	K-code marker used to delineate the start of a packet. Three start of packet sequences are defined: <i>SOP</i> , <i>SOP'</i> and <i>SOP''</i> , with <i>SOP*</i> used to refer to all three in place of <i>SOP/SOP'/SOP''</i> .	
SOP Communication	Communication using SOP Packets, also implies that a message sequence is being followed.	
SOP' Communication	Communication with a Cable Plug using SOP' Packets, also implies that a message sequence is being followed.	
SOP" Communication	Communication with a Cable Plug using SOP" Packets, also implies that a message sequence is being followed.	
SOP* Communication	Communication with a Cable Plug using SOP* Packets, also implies a message sequence is being followed.	
SOP Packet	Any Power Delivery Packet which starts with an SOP.	
SOP' Packet	Any Power Delivery Packet which starts with an <i>SOP'</i> used to communicate with a Cable Plug.	
SOP" Packet	Any Power Delivery Packet which starts with an <i>SOP</i> " used to communicate with a Cable Plug when SOP' Packets are being used to communicate with the other Cable Plug.	

Term	Description	
SOP* Packet	A term referring to any Power Delivery Packet starting with either <i>SOP</i> , <i>SOP'</i> or <i>SOP''</i> .	
Source	A role a Port is currently taking to supply power over V_{BUS} ; most commonly a Host or Hub DFP.	
Standard ID (SID)	16-bit unsigned value assigned by the USB-IF to a given industry standard.	
Standard or Vendor ID (SVID)	Generic term referring to either a VID or a SID. SVID is used in place of the phrase "Standard or Vendor ID".	
System Policy	Overall system policy generated by the system, broken up into the policies require by each Port Pair to affect the system policy. It is programmatically fed to the individual devices for consumption by their Policy Engines.	
System Policy Manager	Module running on the USB Host. It applies the System Policy through communication with PD capable Consumers and Providers that are also connected to the Host via USB.	
Tester	The Tester is assumed to be a piece of test equipment that manages the BIST testing process of a PD UUT.	
Test Frame	Frame consisting of a Preamble, SOP* , followed by test data (See Section 5.9).	
Test Pattern	Continuous stream of test data in a given sequence (See Section 5.9)	
Type-A	Term used to refer to any A plug or receptacle including Micro-A plugs and Standard-A plugs and receptacles, including the PD and non-PD versions. Micro-A receptacles are assumed to be a combination of Type-A and Type-B.	
Type-B	Terms used to refer to any B-plug or receptacle including Micro-B plugs and Standard-B plugs and receptacles, including the PD and non-PD versions. Micro-A receptacles are assumed to be a combination of Type-A and Type-B.	
Type-C	Term used to refer to the Type-C connector plug or receptacle as defined in [USBType-C1.0].	
Unit Interval (UI)	The time to transmit a single data bit on the wire.	
Unit Under Test (UUT)	The PD device that is being tested by the Tester and responds to the initiation of a particular BIST test sequence.	
Upstream Facing Port (UFP)	Typically a B Port on a Device as defined in <i>[USB2.0]</i> , <i>[USB3.1]</i> or Type-C Port as defined in <i>[USBType-C1.0]</i> . The default Device and Sink.	
USB Attached State	Synonymous with the [USB2.0]] and [USB3.1] definition of the attached state	
USB Default Operation		
USB Device	Either a hub or a peripheral device as defined in [USB2.0] and [USB3.1].	
USB Host	The host computer system where the USB host controller is installed as defined in [USB2.0] and [USB3.1].	
USB Powered State	Synonymous with the [USB2.0] and [USB3.1] definition of the powered state.	
USB Safe State	State of the Type-C connector when there are pins to be re-purposed (see <i>[USBType-C1.0]</i>) so they are not damaged by and do not cause damage to their Port Partner.	
USB-IF PD SID (PD SID)	Standard ID allocated to this specification by the USB Implementer's Forum.	

Term	Description	
V _{CONN} Swap	Process of exchanging the supplier of V _{CONN} between Port Partners.	
VI	Same as power (i.e. voltage * current = power)	
Vendor Defined Message (VDM)	PD Data Message defined for vendor/standards usage. These are further partitioned into Structured VDM messages, where Commands are defined in this specification, and Unstructured VDM messages which are entirely Vendor Defined (see Section 6.4.4).	
Vendor ID (VID)	16-bit unsigned value assigned by the USB-IF to a given Vendor.	
Wall Wart	A power supply or "power brick" that is plugged into an AC outlet. It supplies DC power to power a device or charge a battery.	

1.7 Parameter Values

The parameters in this specification are expressed in terms of absolute values. For details of how each parameter is measured in compliance please see *[USBPDCompliance]*.

2. Overview

This section contains no normative requirements.

2.1 Introduction

In USB Power Delivery, pairs of directly attached ports negotiate voltage, current and/or direction of power flow over the USB cable, using V_{BUS} or the CC wire as the communications channel. The mechanisms used, operate independently of other USB methods used to negotiate power. Type-C connectors can support the CC wire as the communications channel and in addition can support V_{BUS} communication but not concurrently. Type-A and Type-B connectors can only support V_{BUS} communication.

USB Power Delivery also acts as a side-band channel enabling support for Standard or Vendor defined Modal Operation. Modes are associated with a Standard or Vendor ID (SVID). Power Delivery Structured VDM messages can be used to discover supported SVIDs and Modes and then to enter and exit Modes as required. Multiple Modes can also be in operation at the same time.

Any Contract negotiated using this specification, supersedes any and all previous power contracts established whether from standard [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] mechanisms. While in Power Delivery Mode there will be a Contract in place (either Explicit or Implicit) determining the power level available and the direction of that power. The Port Pair remains in Power Delivery mode until the Port Pair is detached, there is a Hard Reset or the Source removes power (except during a Power Role Swap when the initial Source removes power in order to for the new Source to apply power).

An Explicit Contract is negotiated by the process of the Source sending a set of Capabilities, from which the Sink is required to request a particular capability and then the Source accepting this request.

An Implicit Contract is the specified level of power allowed in particular states (i.e. during and after a Power Role Swap, in dead battery operation or when operating with a low power device). Except for the case of low power devices, Implicit Contracts are temporary; Port Pairs are required to immediately negotiate an Explicit Contract. In the low power device case the Implicit Contract persists for as long as the Port Pair remains attached and the Source continues to supply power.

Each Provider has a Local Policy, governing power allocation to its Ports. Sinks also have their own Local Policy governing how they draw power. A System Policy can be enacted over USB that allows modification to these local policies and hence management of overall power allocation in the system.

When PD Capable devices are attached to each other, the DFPs and UFPs initially default to standard USB Default Operation. The DFP supplies *vSafe5V* and the UFP draws current in accordance with the rules defined by *[USB2.0]*, *[USB3.1]*, *[USBType-C1.0]* or *[BC1.2]* specifications. After Power Delivery negotiation has taken place power can be supplied at higher, or lower, voltages and higher currents than defined in these specifications. It is also possible to perform a Power Role Swap to exchange the power supply roles such that the DFP receives power and the UFP supplies power. For a Type-C connector it is possible to perform a Data Role Swap such that the DFP becomes the UFP and vice-versa and to perform a V_{CONN} Swap to change the end supplying V_{CONN} to the cable.

Prior to an Explicit Contract the Source can discover the capabilities of the attached cable assembly. This is important for *[USBType-C1.0]* where 5A cabling is marked as well as other details of the cable assembly such as the supported speed. Cable discovery occurs on initial attachment of a Port Pair, before an Explicit Contract has been established where the DFP is the Source. It is also possible to carry out cable discovery after a Power Role Swap prior to establishing an Explicit Contract, where the UFP is the Source and an Implicit Contract is in place.

Once an Explicit Contract is in place only the DFP is permitted to communicate with the attached cable assembly. This communication can consist of discovering capabilities but may also include discover of SVIDs, Modes and the entering/exiting of Modes supported by the cable assembly.

2.2 Section Overview


This specification contains the following sections:

Section 1	Introduction, conventions used in the document, list of terms and abbreviations, references and details of parameter usage.	
Section 2	Overview of the document including a description of the operation of PD and the architecture.	
Section 3	Mechanical and electrical characteristics of the cables and connectors used by PD.	
Section 4	Electrical requirements for Dead Battery operation and cable detection.	
Section 5	Details of the PD PHY Layer requirements	
Section 6	Protocol Layer requirements including the messages, timers, counters and state operation.	
Section 7	Power supply requirements for both Providers and Consumers.	
Section 8	Device Policy Manager requirements.	
	Policy Engine message sequence diagrams and state diagrams	
Section 9	USBPD Device requirements including mapping of V_{BUS} to USB states.	
	System Policy Manager requirements including descriptors, events and requests.	
Appendix A	Details of PD Power Profiles.	
Appendix B	Example CRC calculations.	
Appendix C	Considerations for power supply implementations.	
Appendix D	Mating illustrations for the Standard-A.	
Appendix E	Information relating to PHY Layer implementations.	
Appendix F	Scenarios illustrating Device Policy Manager operation.	
Appendix G	Examples of Structured VDM usage.	

2.3 USB Power Delivery Capable Devices

Some examples of USB Power Delivery capable devices can be seen in Figure 2-1 (a Host, a Device, a Hub, and a Charger). These are given for reference only and do not limit the possible configurations of products that can be built using this specification.

Figure 2-1 Logical Structure of USB Power Delivery Capable Devices



Each USB Power Delivery capable device is assumed to be made up of at least one Port. Providers are assumed to have a Source and Consumers a Sink. Each device contains one, or more, of the following components:

- UFPs that:
 - Sink power (a Consumer).
 - o Optionally source power (a Consumer/Provider).
 - o Optionally communicate via USB.
 - o Communicate using SOP Packets.
- DFPs that:
 - o Source power (a Provider).
 - Optionally Sink power (a Provider/Consumer).
 - o Optionally communicate via USB.
 - Communicate using SOP Packets
 - Optionally Communicate using SOP* Packets.
- A Source that may be:
 - o An external power source e.g. AC.
 - o Power Storage (e.g. battery).
 - o Derived from another Port (e.g. bus-powered Hub).
- A Sink that may be:
 - o Power Storage (e.g. a battery).
 - Used to power internal functions.
 - Used to power devices attached to other devices (e.g. a bus-powered Hub).

2.4 SOP* Communication with Cable Plugs

2.4.1 SOP' Communication


SOP' Communication is recognized by electronics in one Cable Plug (which may be attached to either the UFP or DFP). SOP Communication between the Port Partners is not recognized by the Cable Plug. Note: that the term Cable Plug in the SOP' Communication case is used to represent a logical entity in the cable which is capable of PD Communication and which may or may not be physically located in the plug. Figure 2-2 outlines the usage of SOP' Communications between a Source and a Cable Plug. Figure 2-3 outlines the usage of SOP' Communication between DFP and a Cable Plug.

Both SOP Communication and SOP' Communication take place over a single wire (either V_{BUS} or CC). This means that the SOP* Communication periods must be coordinated to prevent important communication from being blocked. For a product which does not recognize SOP' Packets, this will look like a non-idle channel, leading to ignored packets and retries. Communications between the Port Partners take precedence meaning that communications with the Cable Plug can be interrupted, but will not lead to error recovery steps such as Hard Reset.

When no Explicit Contract or an Implicit Contract is in place (e.g. after a Power Role Swap) the Source (either the DFP or UFP) can communicate with the Cable Plug using SOP' Packets in order to determine its characteristics (see Figure 2-2). During this phase all communication with the Cable Plug is initiated and controlled by the Source which acts to prevent conflicts between SOP* Packets. The Sink does not communicate with the Cable Plug, even if it is the DFP, and ignores any SOP' Packets received.


When an Explicit Contract is in place the DFP (either the Source or the Sink) can communicate with the Cable Plug using SOP' Packets (see Figure 2-3). During this phase all communication with the Cable Plug is initiated and controlled by the DFP which acts to prevent conflicts between SOP* Packets. The UFP does not communicate with the Cable Plug, even if it is the Source and ignores any SOP' Packets received.

Figure 2-2 SOP' signaling between Source and Cable Plug with no Explicit Contract or an Implicit Contract



¹ Cable Plug can be physically attached to either the Source or Sink Port.

Figure 2-3 SOP' signaling between DFP and Cable Plug with PD Explicit Contract



¹ Cable Plug can be physically attached to either the DFP or UFP.

2.4.2 SOP" Communication

SOP' Packets are recognized by electronics in one Cable Plug attached to the DFP and are not recognized by the UFP or the other Cable Plug. Similarly SOP" Packets are recognized by electronics in one Cable Plug attached to the UFP and are not recognized by the UFP or the other Cable Plug. Communication between the Port Partners uses SOP Packets which is not recognized by either Cable Plug. Note: that the term Cable Plug in the SOP'/SOP" Communication case is used to represent a logical entity in the cable which is capable of PD Communication and which may or may not be physically located in the plug but is physically associated with the plug. Figure 2-4 outlines the usage of SOP" Communication between a DFP and a Cable Plug.

SOP* Communication takes place over a single wire (either V_{BUS} or CC). This means that the SOP* Communication periods must be coordinated to prevent important communication being blocked. For a product which does not recognize SOP'/SOP" Packets, this will look like a non-idle channel, leading to ignored packets and retries. Cable Plugs are forbidden from communicating with each other and can only respond to a Command request. Communications between the Port Partners take precedence meaning that communications with the Cable Plug can be interrupted, but do not lead to error recovery steps such as Hard Reset.

When no Explicit Contract or an Implicit Contract is in place (e.g. after a Power Role Swap), no SOP" communication takes place.

When an Explicit Contract is in place the DFP (either the Source or the Sink) can communicate with the Cable Plugs using SOP'/SOP" Packets (see Figure 2-3). During this phase all communication with the Cable Plugs is initiated and Controlled by the DFP which acts to prevent conflicts between SOP* Packets. The UFP does not communicate with the Cable Plug, even if it is the Source, and ignores any SOP'/SOP" Packets received.




Figure 2-4 SOP" Communication with the attached Cable Plugs

2.5 Operational Overview

A USB Power Delivery Port supplying power is known as a Source and a Port consuming power is known as a Sink. There is only one Source Port and one Sink Port in each PD connection between Port Partners. Where USB products support USB Power Delivery protocols a USB DFP is initially a Source and a USB UFP is initially a Sink, although USB Power Delivery also enables both the Source/Sink roles and DFP/UFP roles to be swapped; DPF/UFP roles can only be swapped on the Type-C connector.

The following sections describe the high level operation of ports taking on the roles of DFP, UFP, Source and Sink.

For details of how PD maps to USB states in a PDUSB Device see Section 9.1.2.

2.5.1 **DFP Operation**

The DFP operates differently depending on attachment status:

• At Attach (no PD Connection or Contract):

- o The DFP can detect attachment of an A plug or detect Sink attachment via a C-Plug.
- o The DFP typically sets V_{BUS} to *vSafe5V*.
- Before PD Connection (no PD Connection or PD Contract):
 - o Prior to sending *Source Capabilities* messages the DFP detects the type of cabling attached and may alter its advertised capabilities depending on the type of cable detected.
 - For an A-plug or B-plug, plug detection will be carried out to determine the current carrying capabilities of the cable.
 - For a C-plug the default capability is 3A, but SOP' Communication can be used to determine other capabilities of the cable. The DFP can attempt to communicate with one of the Cable Plugs using SOP' Packets. If the Cable Plug responds then communication takes place.
 - o The DFP periodically advertises its capabilities by sending *Source Capabilities* messages.
 - o The DFP does not generate SOP" Packets, is not required to detect SOP" Packets and will ignore them.
- Establishing PD Connection (no PD Connection or Contract):
 - Presence of a Port Partner is detected either:
 - By receiving a GoodCRC message in response to a Source Capabilities message.
 - By receiving *Hard Reset* signaling.
 - The DFP does not generate SOP' or SOP" Packets, is not required to detect SOP' or SOP" Packets and will ignore them.
- Establishing Explicit Contract (PD Connection but no Explicit Contract or Implicit Contract after a Power Role Swap):
 - A DFP acting as a Source receives a *Request* message from the UFP and responds with an *Accept* message, if this is a valid request, followed by a *PS_RDY* message when its power supply is ready to source power at the agreed level. At this point an Explicit Contract has been agreed.
 - A DFP acting as a Sink receives a *Source Capabilities* message from the UFP and responds with a *Request* message. If this is a valid request the DFP receives an *Accept* message followed by a *PS_RDY* message when its power supply is ready to source power at the agreed level. At this point an Explicit Contract has been agreed.
 - o A DFP does not generate SOP' or SOP" Packets, is not required to detect SOP' or SOP" Packets and will ignore them.
- During PD Connection (Explicit Contract):
 - The DFP processes and responds (if a response is required) to all messages received and sends appropriate messages whenever its Local Policy requires.
 - The DFP can communicate with a Cable Plug using SOP' or SOP" Communication at any time it is not engaged in any other SOP Communications.
 - If SOP Packets are received by the DFP, during SOP' or SOP" Communication, the SOP' or SOP" Communication is immediately terminated (the Cable Plug times out and does not retry)
 - If the DFP needs to initiate an SOP Communication during an ongoing SOP' or SOP" Communication (e.g. for a Capabilities change) then the SOP' or SOP" Communications will be interrupted.
 - DFP acting as a Source:
 - A DFP acting as a Source informs the UFP acting as a Sink whenever its capabilities change, by sending a *Source Capabilities* message.
 - A DFP acting as a Source, after a period of *tSourceActivity*, sends out *Ping* messages if no other messages are being sent.

- **Ping** messages are optional when the Source Port is operating at **vSafe5V** and are not needed at all if a **[USBTvpe-C1.0]** connector is being used.
- A DFP using the [USBType-C1.0] connector and acting as a Source will always have R_p asserted on its CC wire.
- DFP acting as a Sink (Power Role Swapped):
 - A DFP acting as a Sink whose power needs have changed indicates this to the Source with a new *Request* message. The Sink Port may request one of the capabilities previously offered by the Source, even if this is the *vSafe5V* output offered by *[USB2.0]*, *[USB3.1]*, *[USBType-C1.0]* or *[BC1.2]*, in order to enable future power negotiation.
 - A DFP acting as a Sink not requesting any capability with a Request message results in an error.
 - A DFP acting as a Sink unable to fully operate at the offered capabilities requests an offered capability but indicates a capability mismatch i.e. that it would prefer another power level also providing a physical indication of the failure to the End User (e.g. using an LED).
 - If a DFP acting as a Sink does not receive any messages within *tSinkActivity*, it will issue *Hard Reset* signaling.
 - A DFP acting as a Sink using the [USBType-C1.0] connector does not run the SinkActivityTimer and therefore does not time out on messages since it uses the detach detection mechanisms on this connector instead.
 - A DFP using the [USBType-C1.0] connector and acting as a Sink will always have R_d asserted on its CC wire.
- DFP which is a Type-C DRP
 - A DFP using the **[USBType-C1.0]** connector may initiate or receive a request for an exchange of data roles. After a Data Role Swap the DFP (Host) becomes a UFP (Device). The direction of power and Source of VCONN remain unchanged.
- Detach or Communications Failure
 - There are several ways to detect Detach
 - A DFP acting as a Source detects the failure to receive a **GoodCRC** message in response to a **Ping** message or other message within **tReceive** leads to a Soft Reset, within **tSoftReset** of the **CRCReceiveTimer** expiring followed by a Hard Reset within **tHardReset** of the **CRCReceiveTimer** expiring to begin restoring V_{BUS} to USB Default Operation within ~50ms.
 - Receiving no response to further attempts at communication is interpreted by the DFP as a detach event (see Error handling).
 - **Ping** messages are optional when the Source Port is operating at **vSafe5V** and are not needed at all if a **[USBType-C1.0]** connector is being used.
 - A DFP acting as a Sink detects the removal of V_{BUS} and interprets this as the end of the PD Connection.
 - This is unless the *vSafeOV* is due to either a Hard Rest or Power Role Swap.
 - A DFP acting as a Source or Sink detects plug removal and restores V_{BUS} to USB Default Operation within ~800ms (i.e. using Type-A insertion detect or Type-C detach detection via CC).
 - Upon detach a DFP acting as either a Source or Sink returns to unattached behavior including returning its power supply to sourcing the USB default of either *vSafe0V* or *vSafe5V*.

Error handling

- Minor protocol errors are handled by a *Soft Reset* message issued by either Port Partner, that resets counters, timers and states, but does not change the negotiated voltage and current or the Port's role (e.g. Source or Sink) and does not cause an exit from Modal Operation.
- Serious errors are handled by *Hard Reset* signaling issued by either Port Partner, that resets protocol as for a Soft Reset but also returns the power supply to USB Default Operation (*vSafe0V* or *vSafe5V* output) in order to protect the Sink. A Consumer/Provider operating as a Source returns to its default operation as a Sink Port after the Hard Reset. A Hard Reset also causes all active Modes to be exited such that the Source is no longer in Modal Operation.
 - After a Hard Reset it is expected that the Port Partner will respond within *tNoResponse*. If this does not occur then 2 further Hard Resets are carried out before the DFP goes to the *PE_SRC_Disabled* state at which point the PD Connection is assumed to have been terminated. *[USBType-C1.0]* Ports can perform additional error recovery steps at this point by entering the *ErrorRecovery* state.

2.5.2 UFP Operation

The UFP operates differently depending on attachment status:

- V_{BUS} Unpowered (no PD Connection or Contract):
 - The UFP monitors V_{BUS} for the presence of *vSafe5V*.
- V_{BUS} Powered (no PD Connection or Contract):
 - The UFP detects the presence of *vSafe5V* on V_{BUS} and waits for a *Source Capabilities* message indicating the presence of a PD capable Source.
 - If the UFP does not receive a *Source Capabilities* message within *tSinkWaitCap/tTypeCSinkWaitCap* then it issues *Hard Reset* signaling in order to cause the Source Port to send a *Source Capabilities* message if the Source Port is PD capable.
 - \circ $\;$ The UFP does not generate SOP' or SOP" Packets, is not required to detect SOP' or SOP" Packets and will ignore them.
- Establishing PD Connection (no PD Connection or Contract):
 - The UFP receives a *Source Capabilities* message and responds with a *GoodCRC* message.
 - The UFP does not generate SOP' or SOP" Packets, is not required to detect SOP' or SOP" Packets and will ignore them.
- Establishing Explicit Contract (PD Connection but no Explicit Contract or Implicit Contract after a Power Role Swap):
 - UFP acting as Sink:
 - A UFP acting as a Sink receives a Source Capabilities message from the DFP and responds with a Request message. If this is a valid request the UFP receives an Accept message followed by a PS_RDY message when its power supply is ready to source power at the agreed level. At this point an Explicit Contract has been agreed.
 - The Sink Port may request one of the capabilities offered by the Source, even if this is the *vSafe5V* output offered by *[USB2.0]*, *[USB3.1]*, *[USBType-C1.0]* or *[BC1.2]*, in order to enable future power negotiation.
 - For Sinks using an A-plug or B-plug the request will be limited by the type of cabling detected. Plug detection will be carried out to determine the current carrying capabilities of the cable.
 - For Sinks using a C-plug the request is made from any capabilities offered by the Source.

- A Sink not requesting any capability with a *Request* message results in an error.
- A Sink unable to fully operate at the offered capabilities requests the default capability but indicates that it would prefer another power level and provide a physical indication of the failure to the end user (e.g. using an LED).
- A UFP does not generate SOP' or SOP" Packets, is not required to detect SOP' or SOP" Packets and will ignore them.
- o UFP acting as Source:
 - Prior to sending Source Capabilities messages a UFP acting as a Source detects the type of cabling attached and may alter its advertised capabilities depending on the type of cable detected.
 - For an A-plug or B-plug, plug detection will be carried out to determine the current carrying capabilities of the cable.
 - For a C-plug the default capability is 3A, but SOP' Communication can be used to determine other capabilities of the cable. The DFP can attempt to communicate with one of the Cable Plugs using SOP' Packets. If the Cable Plug responds then communication takes place.
 - A UFP acting as a Source receives a *Request* message from the DFP and responds with an *Accept* message if this is a valid request followed by a *PS_RDY* message when its power supply is ready to source power at the agreed level. At this point an Explicit Contract has been agreed.
 - A UFP does not generate SOP" Packets, is not required to detect SOP" Packets and will ignore them.
- During PD Connection (Explicit Contract *Ready* state)
 - The UFP processes and responds (if a response is required) to all messages received and sends appropriate messages whenever its Local Policy requires.
 - UFP acting as a Sink:
 - A UFP acting as a Sink whose power needs have changed indicates this to the Source with a new *Request* message. The Sink Port may request one of the capabilities previously offered by the Source, even if this is the *vSafe5V* output offered by [*USB2.0*], [*USB3.1*], [*USBType-C1.0*] or [*BC1.2*], in order to enable future power negotiation.
 - A UFP acting as a Sink not requesting any capability with a *Request* message results in an error.
 - A UFP acting as a Sink unable to fully operate at the offered capabilities requests an offered capability but indicates a capability mismatch i.e. that it would prefer another power level also providing a physical indication of the failure to the End User (e.g. using an LED).
 - If the UFP acting as a Sink does not receive any messages within tSinkActivity, will issue Hard Reset signaling.
 - A UFP acting as a Sink using the [USBType-C1.0] connector does not run the SinkActivityTimer and therefore does not time out on messages since it uses the detach detection mechanisms on this connector instead.
 - A UFP using the [USBType-C1.0] connector and acting as a Sink will always have R_d asserted on its CC wire.
 - DFP which is a Type-C DRP
 - UFP acting as a Source (Power Role Swapped):

- The UFP acting as a Source informs the DFP acting as a Sink whenever its capabilities change, by sending a Source Capabilities message.
- The UFP acting as a Source, after a period of tSourceActivity, sends out Ping messages if no other messages are being sent.
 - **Ping** messages are optional when the Source Port is operating at **vSafe5V** and are not needed at all if a **[USBType-C1.0]** connector is being used.
- A UFP using the [USBType-C1.0] connector and acting as a Source will always have R_p asserted on its CC wire.
- o The UFP does not generate SOP' or SOP" Packets, is not required to detect SOP' or SOP" Packets and will ignore them.
- A UFP which is a Type-C DRP:
 - A UFP, using the [USBType-C1.0] connector, may initiate or receive a request for an
 exchange of data roles. After a Data Role Swap the UFP (Device) becomes a DFP (Host). The
 direction of power and Source of VCONN remain unchanged.
- Detach or Communications Failure
 - o There are several ways to detect Detach
 - A UFP acting as a Sink detects the removal of V_{BUS} and interprets this as the end of the PD Connection.
 - This is unless the *vSafe0V* is due to either a Hard Rest or Power Role Swap.
 - A UFP acting as a Source detects the failure to receive a *GoodCRC* message in response to a *Ping* message or other message within *tReceive*. This leads to a Soft Reset, within *tSoftReset* of the *CRCReceiveTimer* expiring followed by a Hard Reset within *tHardReset* of the *CRCReceiveTimer* expiring to begin restoring V_{BUS} to USB Default Operation within ~50ms.
 - Receiving no response to further attempts at communication is interpreted by the UFP as a detach event (see Error handling).
 - *Ping* messages are optional when the Source Port is operating at *vSafe5V* and are not needed at all if a *[USBType-C1.0]* connector is being used.
 - A DFP acting as a Source or Sink detects plug removal and restores V_{BUS} to USB Default Operation within ~800ms (i.e. using Type-A insertion detect or Type-C detach detection via CC).
 - Upon detach a UFP acting as either a Sink or Source stops supplying power and returns to its default behavior as an unattached Sink Port.
- Error handling
 - Minor protocol errors are handled by a *Soft Reset* message issued by either Port Partner, that resets counters, timers and states, but does not change the negotiated voltage and current or the Port's role (e.g. Source or Sink) and does not cause an exit from Modal Operation.
 - Serious errors are handled by issuing *Hard Reset* signaling that resets protocol as for a Soft Reset but also returns the power supply to its USB default current and voltage. A Provider/Consumer operating as a Sink returns to its USB Default Operation as a Source Port outputting *vSafe0V* or *vSafe5V* after the Hard Reset. A Hard Reset also causes all active Modes to be exited such that the Sink is no longer in Modal Operation.
 - After a Hard Reset it is expected that the Port Partner will respond within tNoResponse. If this does not occur then 2 further Hard Resets are carried out before the UFP stays in the PE_SNK_Wait_for_Capabilities state at which point the PD Connection is assumed to have been terminated. [USBType-C1.0] Ports can perform additional error recovery steps at this point.

2.5.3 Cable Plug Operation

The DFP operates differently depending on attachment status:

- Before PD Connection (no Contract):
 - The DFP operating as a Source can attempt to communicate with one of the Cable Plugs using SOP' Packets
 - If the Cable Plug responds then communication takes place.
- Establishing PD Connection (no Contract):
 - o The DFP does not generate SOP' Packets, is not required to detect SOP' Packets and will ignore them.
- Establishing Explicit Contract (PD Connection but no Explicit Contract or Implicit Contract after a Power Role Swap):
 - The DFP or UFP operating as a Source can attempt to communicate with one of the Cable Plugs using SOP' Packets
 - If the Cable Plug responds then communication takes place.
- During PD Connection (Explicit Contract):
 - The DFP can communicate with a Cable Plug, using SOP' Packets or SOP' Packets, at any time it is not engaged in any other SOP Communications.
 - o If SOP Packets are received by the DFP, during SOP' or SOP" Communication, the SOP' or SOP" Communication is immediately terminated (the Cable Plug times out and does not retry)
 - o If the DFP needs to initiate an SOP Communication during an ongoing SOP' or SOP" Communication (e.g. for a Capabilities change) then the SOP' or SOP" Communications will be interrupted.
- Detach or Communications Failure:
 - There is no communication timeout scheme between the DFP and Cable Plug since communications may be interrupted at any time.
- Error handling:
 - The Cable Plug can detect *Hard Reset* signaling to determine that the DFP and UFP have been reset and will need to reset itself (equivalent to a power cycle).
 - The Cable Plug cannot generate *Hard Reset* signaling itself.
 - A Cable Plug can detect *Cable Reset* signaling to determine that it will need to reset itself (equivalent to a power cycle).

2.6 Architectural Overview

This logical architecture is not intended to be taken as an implementation architecture. An implementation architecture is, by definition, a part of product definition and is therefore outside of the scope of this specification.

This section outlines the high level logical architecture of USB Power Delivery referenced throughout this specification. In practice various implementation options are possible based on many different possible types of PD device. PD devices may have many different configurations e.g. USB or non-USB communication, single versus multiple ports, dedicated power supplies versus supplies shared on multiple ports, hardware versus software based implementations etc. The architecture outlined in this section is therefore provided only for reference in order to indicate the high level logic model used by the PD specification. This architecture is used to identify the key concepts and also to indicate logical blocks and possible links between them.

The USB Power Delivery architecture in each USB Power Delivery capable Device is made up of a number of major components.

The communications stack seen in Figure 2-5 consists of:

- A **Device Policy Manager** (see Section 8.2) that exists in all devices and manages USB Power Delivery resources within the device across one or more ports based on the Device's Local Policy.
- A Policy Engine (see Section 8.3) that exists in each USB Power Delivery Port implements the Local Policy for that Port.
- A Protocol Layer (see Chapter 5.9.9) that enables messages to be exchanged between a Source Port and a Sink Port.
- A **Physical Layer** (see Chapter 5) that handles transmission and reception of bits on the wire and handles data transmission.




Figure 2-5 USB Power Delivery Communications Stack

Additionally USB Power Delivery devices which can operate as USB devices may communicate over USB (see Figure 2-6). An optional **System Policy Manager** (see Chapter 9) that resides in the USB Host communicates with the PD Device over USB, via the root Port and potentially over a tree of USB Hubs. The **Device Policy Manager** interacts with the USB interface in each device in order to provide and update PD related information in the USB domain. Note that a PD device is not required to have a USB device interface.




Figure 2-6 USB Power Delivery Communication Over USB

Figure 2-7 shows the logical blocks between two attached PD ports. In addition to the communication stack described above there are also:

- For a Provider or Dual-Role Device: one or more **Sources** providing power to one or more ports.
- For a Consumer or Dual-Role Device: a **Sink** consuming power.
- A Cable Detection module (see Section 4.4) that:
 - Detects presence of V_{BUS} for Sink Ports
 - o Identifies the type of PD cable attached
- For Type-A and Type-B **PD Cabling** is defined in Section 3 that carries both power and USB Power Delivery signaling over V_{BUS}. Type-C uses standard cabling defined in [USBType-C1.0].
- The **Device Policy Manager** talks to the communication stack, Source/Sink and the cable detection block in order to manage the resources in the Provider or Consumer.

Figure 2-7 illustrates a Provider and a Consumer. Dual-Role Devices such as Provider/Consumers or Consumer/Providers can be constructed by combining the elements of both Provider and Consumer into a single device. Providers can also contain multiple Source Ports each with their own communications stack and cable detection.




Figure 2-7 High Level Architecture View

2.6.1 Policy

There are two possible levels of Policy:

- 1) System Policy applied system wide by the System Policy Manager across multiple Providers or Consumers.
- 2) Local Policy enforced on a Provider or Consumer by the Device Policy Manager.

Policy comprises several logical blocks:

- System Policy Manager (system wide).
- Device Policy Manager (one per Provider or Consumer).
- Policy Engine (one per Source or Sink Port).

2.6.1.1 **System Policy Manager**

Since the USB Power Delivery protocol is essentially point to point, implementation of a System Policy requires communication by an additional data communication mechanism i.e. USB. The System Policy Manager monitors and controls System Policy between various Providers and Consumers connected via USB. The System Policy Manager resides in the USB Host and communicates via USB with the Device Policy Manager in each connected Device. Devices without USB data communication capability or are not data connected, will not be able to participate in System Policy.

The System Policy Manager is optional in any given system so USB Power Delivery Providers and Consumers can operate without it being present. This includes systems where the USB Host does not provide a System Policy Manager and may also include "headless" systems without any USB Host. In those cases where a Host is not present, USB Power Delivery is useful for charging purposes, or the powering of devices since useful USB functionality is not possible. Where there is a USB Host but no System Policy Manager, Providers and Consumers can negotiate power between themselves, independently of USB power rules, but are more limited in terms of the options available for managing power.

2.6.1.2 **Device Policy Manager**

The Device Policy Manager provides mechanisms to monitor and control the USB Power Delivery system within a particular Consumer or Provider. The Device Policy Manager enables Local Policies to be enforced across the system by communication with the System Policy Manager. Local Policies are enacted on a per Port basis by the Device Policy Manager's control of the Source/Sink Ports and by communication with the Policy Engine and Cable Detection for that Port.

2.6.1.3 **Policy Engine**

Providers and Consumers are free to implement their own Local Policies on their directly connected Source or Sink Ports. These will be supported by negotiation and status mechanisms implemented by the Policy Engine for that Port. The Policy Engine interacts directly with the Device Policy Manager in order to determine the present Local Policy to be enforced. The Policy Engine will also be informed by the Device Policy Manager whenever there is a change in Local Policy (e.g. a capabilities change).

2.6.2 Message Formation and Transmission

2.6.2.1 **Protocol Layer**

The Protocol Layer forms the messages used to communicate information between a pair of ports. It is responsible for forming Capabilities messages, requests and acknowledgements. Additionally it forms messages used to swap roles and maintain presence. It receives inputs from the Policy Engine indicating which messages to send and indicates the responses back to the Policy Engine.

The basic protocol uses a push model where the Provider pushes it capabilities to the Consumer that in turn responds with a request based on the offering. However, the Consumer may asynchronously request the Provider's present capabilities and may select another voltage/current.

2.6.2.2 **PHY Laver**

The PHY Layer is responsible for sending and receiving messages across either the V_{BUS} or CC wire. It consists of a transceiver that superimposes a signal (BFSK on V_{BUS} or BMC on CC) on the wire. The PHY Layer is responsible for managing data on the wire. It tries to avoid collisions on the wire, recovering from them when they occur. It also detects errors in the messages using a CRC.

2.6.3 Power supply

2.6.3.1 **Source**

Each Provider will contain one or more Sources that are shared between one or more ports. These Sources are controlled by the Local Policy. Sources start up in USB Default Operation where the Port applies *vSafe0V* or *vSafe5V* on V_{BUS} and return to this state on detach or after a Hard Reset. If the Source applies *vSafe0V* as their default, it detects attach events and transitions its output to *vSafe5V* upon detecting an attach.

2.6.3.2 **Sink**

Consumers are assumed to have one Sink connected to a Port. This Sink is controlled by Local Policy. Sinks start up in USB Default Operation where the Port can operate at *vSafe5V* with USB default specified current levels and return to this state on detach or after a Hard Reset.

2.6.3.3 **Dual-Role Ports**

Dual-Role ports are found in Provider/Consumers or Consumer/Providers. A Provider/Consumer will have one or more ports that can operate as either a Source Port (default) or a Sink Port. A Consumer/Provider will have a Port that can operate either as a Sink Port (default) or a Source Port.

Combination supplies that support Dual-Role ports follow the default rules as well as supporting a return to their own default role and state on a detach event or Hard Reset.

2.6.3.4 **Dead Battery or Lost Power Detection**

The USB Power Delivery specification defines mechanisms intended to communicate with and charge a Provider/Consumer with a Dead Battery. A Provider/Consumer may also use this mechanism to get power when they are disconnected from their normal power source. All Consumer/Providers support this mechanism.

2.6.4 Cable and Connectors

2.6.4.1 Cable Detection

The Cable Detection block provides mechanisms to detect the type of cable attached. This information is provided to the Device Policy Manager. It adjusts the Local Policy accordingly and may also communicate cabling issues to the System Policy Manager for further action.

The USB Power Delivery specification assumes certified USB cables as defined in this specification or in the [USB2.0], [USB3.1], or [USBType-C1.0] specifications.

For Type-A and Type-B connectors the existence of a large number of non-compliant legacy cables, particularly 'Y' and 'W' cables are problematic. These kinds of cables, in combination with the higher voltages that PD can deliver, have the potential to permanently damage the user's equipment. PD defines mechanisms to detect Type-A and Type-B PD capable cables.

For Type-C connectors, PD uses the certified USB cables and associated detection mechanisms as defined in [USBType-C1.0].

2.6.4.2 Interactions between Non-PD, BC and PD devices

USB Power Delivery only operates when two USB Power Delivery devices are directly connected. When a Device finds itself a mixed environment, where the other device does not support the USB Power Delivery Specification, the existing rules on supplying *vSafe5V* as defined in the *[USB2.0]*, *[USB3.1]*, *[BC1.2]* or *[USBType-C1.0]* specifications are applied.

There are two primary cases to consider:

- The Host (DFP) is non-PD and as such will not send any advertisements. An attached PD capable Device will not see any advertisements and operates using the rules defined in the [USB2.0], [USB3.1], [BC1.2] or [USBType-C1.0] specifications.
- The Device (UFP) is non-PD and as such will not see any advertisements and therefore will not respond. The Host (DFP) will continue to supply vSafe5V to V_{BUS} as specified in the [USB2.0], [USB3.1], [BC1.2] or [USBType-C1.0] specifications.

2.6.4.3 **Power Profiles**

Power Profiles are used to define voltages and current ranges that may be offered by USB Power Delivery Sources. Although Profiles are defined for Sources, Sinks may refer to a Profile that will meet their power requirements. See Appendix A for further details.

3. Type-A and Type-B Cable Assemblies and Connectors

USB Power Delivery is designed to operate at voltages and currents outside the specified ranges defined in **[USB2.0]**, **[USB3.1]** and **[BC1.2]** specifications. For this reason it is critical to understand the characteristics of the USB Power Delivery cable assemblies and the connectors used. The following sections define the assumed characteristics of both non-PD Type-A and Type-B cable assemblies (non-marked cable assemblies) and USB Power Delivery cable assemblies designed to take advantage of the USB Power Delivery system (marked cable assemblies). Cable assemblies for use with Type-C connectors are defined in **[USBType-C1.0]** and are not covered in this specification.

The considerable presence of non-compliant legacy cable assemblies presents an additional challenge to safely deliver voltages other than *vSafe5V*. 'Y' cable assemblies, for example, provide topologies and connections that are not included in the original USB specifications. As a result, there is a requirement to identify cable assemblies used in support of this specification that deliver more than *vSafe5V*.

The additional requirements for USB Power Delivery cable assemblies are defined in this section. Unlike typical USB philosophy, both the Device and the Host are responsible for detecting the insertion of a USB Power Delivery cable assembly and make requests for power accordingly.

3.1 Significant Features

This section identifies the significant features of the USB Power Delivery connectors and cable assemblies. This section references other parts of the document where further details can be found.

3.1.1 Connectors

The USB PD specification defines the following connectors:

- PD Standard-A plug and receptacle
- PD Standard-B plug and receptacle
- PD Micro-A plug
- PD Micro-AB receptacle
- PD Micro-B plug and receptacle

USB PD connectors are differentiated from their standard USB counterparts in their current carrying capability as well as electrical markings or physical features, while remaining mechanically compatible. The USB PD Micro connectors are mechanically identical to their non-PD counterparts. The USB PD Standard connector mechanical differences are specified in this chapter.

- PD Micro-A, PD Micro-AB, and PD Micro-B connectors shall be capable of carrying 3A current as specified in Section 3.6.5.1.
- PD Standard-A and PD Standard-B connectors shall be capable of carrying 5A current as specified in Section 3.6.5.2.

Refer to Section 3.4 for marking details. For details on the usage of the PD icon refer to Section 3.5.

Appendix D illustrates mating conditions of Standard-A connector combinations.



Table 3-1 Plugs Accepted By Receptacles

Receptacle Plugs Accepted		Possible Role	
USB 2.0 Standard-A	USB 2.0 Standard-A, USB 2.0 PD Standard-A, USB 3.1 Standard-A, or USB 3.1 PD Standard-A	Provider, Provider/Consumer	
USB 2.0 PD Standard-A	USB 2.0 PD Standard-A, USB 2.0 Standard-A, USB 3.1 PD Standard-A, or USB 3.1 Standard-A	Provider, Provider/Consumer	
USB 3.1 Standard-A	USB 3.1 Standard-A, USB 3.1 PD Standard-A, USB 2.0 Standard-A, or USB 2.0 PD Standard-A	Provider, Provider/Consumer	
USB 3.1 PD Standard-A	USB 3.1 PD Standard-A, USB 3.1 Standard-A, USB 2.0 PD Standard-A, or USB 2.0 Standard-A	Provider, Provider/Consumer	
USB 2.0 Standard-B	USB 2.0 Standard-B or USB 2.0 PD Standard-B	Consumer, Consumer/Provider	
USB 2.0 PD Standard-B	USB 2.0 PD Standard-B or USB 2.0 Standard-B	Consumer, Consumer/Provider	
USB 3.1 Standard-B	USB 3.1 Standard-B, USB 3.1 PD Standard-B, USB 2.0 Standard-B, USB 2.0 PD Standard-B or USB 3.1 Powered- B	Consumer, Consumer/Provider	
USB 3.1 PD Standard-B	USB 3.1 PD Standard-B, USB 3.1 Standard-B, USB 2.0 PD Standard-B, USB 2.0 Standard-B, or USB 3.1 Powered-B	Consumer, Consumer/Provider	
USB 3.1 Powered-B	USB 3.1 Powered-B, USB 3.1 Standard-B, USB 3.1 PD Standard-B, USB 2.0 Standard-B, or USB 2.0 PD Standard-B		
USB 2.0 Micro-B	USB 2.0 Micro-B or USB 2.0 PD Micro-B	Consumer, Consumer/Provider	
USB 2.0 PD Micro-B	USB 2.0 PD Micro-B or USB 2.0 Micro-B	Consumer, Consumer/Provider	
USB 3.1 Micro-B	1 Micro-B USB 3.1 Micro-B, USB 3.1 PD Micro-B, USB 2.0 Micro-B, or USB 2.0 PD Micro-B		
USB 3.1 PD Micro-B	Micro-B USB 3.1 PD Micro-B, USB 3.1 Micro-B, USB 2.0 PD Micro-B, or USB 2.0 Micro-B		
USB 2.0 Micro-AB	USB 2.0 Micro-A, or USB 2.0 PD Micro-A	Provider, Provider/Consumer,	
	USB 2.0 Micro-B, USB 2.0 PD Micro-B	Consumer, Consumer/Provider	
USB 2.0 PD Micro-AB	USB 2.0 PD Micro-A, or USB 2.0 Micro-A	Provider, Provider/Consumer	
	USB 2.0 PD Micro-B, USB 2.0 Micro-B,	Consumer, Consumer/Provider	
USB 3.1 Micro-AB USB 2.0 Micro-A, or USB 2.0 PD Micro-A, USB 3.1 Micro-A, USB 3.1 PD Micro-A		Provider, Provider/Consumer	

Receptacle	Plugs Accepted	Possible Role	
	USB 2.0 Micro-B, USB 2.0 PD Micro-B, USB 3.1 Micro-B, USB 3.1 PD Micro-B	Consumer, Consumer/Provider	
USB 3.1 PD Micro-AB	USB 2.0 PD Micro-A, or USB 2.0 Micro-A USB 3.1 PD Micro-A, USB 3.1 Micro-A	Provider, Provider/Consumer	
	USB 2.0 PD Micro-B, USB 2.0 Micro-B, USB 3.1 PD Micro-B, USB 3.1 Micro-B	Consumer, Consumer/Provider	

3.1.1.1 USB 2.0 PD Standard-A Connector

The USB 2.0 PD Standard-A connector is defined as the host connector. It has the same mating interface as the USB 2.0 Standard-A connector, but with mechanical differences to provide a means of detecting insertion and PD support. Refer to Section 3.2.3 for mechanical details, pin assignments, and descriptions.

A USB 2.0 PD Standard-A receptacle accepts a USB 2.0 PD Standard-A plug, a USB 2.0 Standard-A plug, a USB 3.1 PD Standard-A plug, or a USB 3.1 Standard-A plug. Similarly, a USB 2.0 PD Standard-A plug may be mated with a USB 2.0 PD Standard-A receptacle, a USB 2.0 Standard-A receptacle, a USB 3.1 PD Standard-A receptacle, or a USB 3.1 Standard-A receptacle.

3.1.1.2 USB 3.1 PD Standard-A Connector

The USB 3.1 PD Standard-A connector is defined as a host connector. It has the same mating interface as the USB 3.1 Standard-A connector, but with mechanical differences to provide a means of detecting insertion and PD support. Refer to Section 3.2.4 for mechanical details, pin assignments, and descriptions.

A USB 3.1 PD Standard-A receptacle accepts a USB 3.1 PD Standard-A plug, a USB 3.1 Standard-A plug, a USB 2.0 PD Standard-A plug, or a USB 2.0 Standard-A plug. Similarly, a USB 3.1 PD Standard-A plug may be mated with a USB 3.1 PD Standard-A receptacle, a USB 3.1 Standard-A receptacle, a USB 2.0 PD Standard-A receptacle, or a USB 2.0 Standard-A receptacle.

3.1.1.3 **USB 2.0 PD Standard-B Connector**

The USB 2.0 PD Standard-B connector is defined to facilitate deliver of up to 100 Watts. An ID pin supports PD identification. Refer to Section 3.2.5 for mechanical details, pin assignments, and descriptions.

A USB 2.0 PD Standard-B receptacle accepts either a USB 2.0 PD Standard-B plug or a USB 2.0 Standard-B plug. Inserting a USB 3.1 PD Standard-B plug, a USB 3.1 Standard-B plug, or a USB 3.1 Powered-B plug into a USB 2.0 PD Standard-B receptacle is physically disallowed. A USB 2.0 PD Standard-B plug may be mated with a USB 2.0 PD Standard-B receptacle, a USB 2.0 Standard-B receptacle, a USB 3.1 PD Standard-B receptacle, a USB 2.0 Standard-B receptacle, or a USB 3.1 Powered-B receptacle.

3.1.1.4 USB 3.1 PD Standard-B Connector

The USB 3.1 PD Standard-B connector is defined to facilitate delivery of up to 100 Watts. An ID pin supports PD identification. Refer to Section 3.2.6 for mechanical details, pin assignments, and descriptions.

A USB 3.1 PD Standard-B receptacle accepts a USB 3.1 PD Standard-B plug, a USB 3.1 Standard-B plug, a USB 3.1 PD Standard-B plug, or a USB 2.0 Standard-B plug. Inserting a USB 3.1 PD Standard-B plug or a USB 3.1 Standard-B plug into a USB 2.0 PD Standard-B receptacle or a USB 2.0 Standard-B receptacle is physically disallowed. A USB 3.1 PD Standard-B plug may be mated with a USB 3.1 PD Standard-B receptacle, a USB 3.1 Standard-B receptacle, or a USB 3.1 Powered-B receptacle.

3.1.2 Compliant Cable Assemblies

The USB Power Delivery Specification defines the following cable assemblies:

- USB 3.1 PD Standard-A plug to USB 3.1 PD Standard-B plug
- USB 3.1 PD Standard-A plug to USB 3.1 PD Micro-B plug
- USB 3.1 PD Micro-A plug to USB 3.1 PD Micro-B plug
- USB 3.1 PD Micro-A plug to USB 3.1 PD Standard-B plug
- USB 2.0 PD Standard-A plug to USB 2.0 PD Standard-B plug
- USB 2.0 PD Standard-A plug to USB 2.0 PD Micro-B plug
- USB 2.0 PD Micro-A plug to USB 2.0 PD Micro-B plug
- USB 2.0 PD Micro-A plug to USB 2.0 PD Standard-B plug

PD cable assemblies shall have one plug on each end. PD Cable assemblies with multiple connectors on either end are expressly prohibited due to the danger of back-powering USB ports with high voltages. Any cable combinations not explicitly defined in the list above shall not be permitted.

Connectors on each end of the PD cable assembly shall be labeled with the appropriate USB PD icon defined in Section 3.5.

3.1.3 USB Power Delivery Adapters (USB plug to USB receptacle)

This section has been deleted. Adapters from a USB plug to a USB receptacle are not supported by PD because their use may result in unacceptable V_{GND_DROP} , restricting USB 2.0 signaling capability.

3.1.4 Hardwired Captive PD Cable


A hardwired captive PD cable assembly has a single PD plug at one end and a single hardwired (non-removable) connection at the other end. A hardwired captive PD cable assembly is PD compliant if it meets the requirements of this specification at the connector end cable marking or marking detection, negotiation capability, etc. and supports USB PD. A hardwired captive PD cable assembly may support USB signaling. The initial role of a Port with a hardwired captive cable assembly may be either a Provider or a Consumer as determined by the type of plug.

The connector on the hardwired captive PD cable assembly shall be labeled with the appropriate USB PD icon defined in Section 3.5.

3.1.5 Standard-A Insertion Detect

Insertion Detect is a feature added to the Standard-A receptacle to support Cold Socket capability. It may be implemented in a Standard-A receptacle or a PD Standard-A receptacle. Insertion Detect provides an open circuit condition on pin 13 when a plug is not detected in the Standard-A receptacle and a connection to the receptacle shield on pin 13 when a plug is present. Schematic representation is provided in Figure 3-1 to illustrate the electrical implementation of the detection mechanism if pin 12 is present. Implementation is vendor-specific. The Insertion Detect feature shall be implemented for Cold Socket Standard-A applications and optional for all other Standard-A implementations. See Section 3.2.1 for the mechanical requirements, and Sections 3.6.1, 3.6.2 and 4.1.2 for the electrical description.

Figure 3-1 Standard-A Insertion Detect Schematic Representation



3.1.6 Standard-A PD Detect

The PD Detect contact is a feature added to the PD Standard-A receptacle to detect the presence of a PD Standard-A plug. Implementation of PD Detect shall include either pin 10, pin 11, or both pin 10 and pin 11 in the PD Standard-A receptacle. If both pins 10 and 11 are present then both shall be connected to the PD Detect logic. Depending on the detection mechanism and location, two pins may be required to ensure PD Detect if the plug is skewed within the receptacle. If two pins are used for PD Detect, then a closed circuit to the shield on either pin is considered PD detected.

PD Detect shall be an open circuit when PD is not detected (refer to Figure 3-2, Figure 3-3 and Figure 3-4) and shall be connected to the receptacle shield when a PD Standard-A plug is present (Figure 3-5). PD Detect shall be a closed circuit to the shield when the PD plug is detected.

The PD Standard-A receptacle shall not connect PD Detect to the receptacle shield when a USB Thin Card is inserted, as shown in Figure 3-4.

Schematic representation is provided (Figure 3-5) to illustrate the electrical implementation of the detection mechanism when the implementation uses the PD Standard-A plug shield as a conductor to complete the detection circuit. The mechanics of the implementation are vendor-specific.

Figure 3-2 PD Standard-A No Plug Detection Circuit




Figure 3-3 Non-PD Plug Standard-A Detection Circuit




Figure 3-4 USB Thin Card Standard-A Detection Circuit





Figure 3-5 PD Plug Standard-A Detection Circuit



See Appendix D for mechanical details of different connector mating situations. See Section 3.6.1 and 3.6.2 for the electrical performance requirements.

3.1.7 Raw Cables

Attention should be given for the possibility of signal interference from V_{BUS} , especially at higher operating current and voltage, in PD cable assemblies that are capable of Hi-Speed or Enhanced SuperSpeed data communication. See Section 3.6.6 crosstalk requirements.

3.2 Connector Mating Interfaces

This section defines the connector mating interfaces, including the connector interface drawings, pin assignments and descriptions. All dimensions are in mm.

3.2.1 Standard-A Insertion Detect Mechanical Dimensions

The Insertion Detect feature is optional if Cold Socket is not implemented. Figure 3-6 shows the mechanical dimensions for the zone where the Insertion Detect mechanism on the Standard-A and PD Standard-A receptacle shall activate when any type of Standard-A plug is inserted. This zone applies to any USB 2.0 or USB 3.1 versions of receptacles. The detection mechanism shall be designed such that the insertion detect electrical requirements are met, regardless of power being applied. Special consideration should be given to the location of shell features such as retention springs and cutout areas. The sample implementation shown in Figure 3-6 is for reference only.

MAX 4.5

Figure 3-6 Insertion Detect Zone Mechanical Dimensions for the Standard-A Receptacle

3.2.2 USB PD Standard-A PD Detect Mechanical Requirement

Figure 3-7 shows the mechanical dimensions for the range where the PD Detect mechanism on the PD Standard-A receptacle shall indicate PD Detect when a PD Standard-A plug is inserted. The dimensions shall apply to planes parallel to Datum A and shall apply to both USB 2.0 and USB 3.1 versions of PD Standard-A receptacles. Implementation is vendor specific. The sample implementation in the Figure 3-7 is for reference only. PD detect electrical characteristics are defined in Section 3.1.6. The implementation shall also conform to the following requirements:

- The metal shell of the USB PD Standard-A plug is nominally 1.3 mm longer than the USB Standard-A plug to provide a means for PD Detect.
- The metal shell of the USB PD Standard-A plug shall be gold plated on the inner and outer surfaces a minimum of 1.6 mm from the leading edge.
- Contact for PD Detect shall occur on either the inner or the outer surface of the plug shell.
- The insertion of a USB ThinCard shall not indicate PD Detect.




Figure 3-7 PD Detect Plane Location Range for PD Standard-A Receptacles

3.2.3 USB 2.0 PD Standard-A Connector

3.2.3.1 Interface Definition

Figure 3-8, Figure 3-9, and Figure 3-10 show the USB 2.0 PD Standard-A plug, the USB 2.0 PD Standard-A receptacle and a reference footprint for the USB 2.0 PD Standard-A receptacle, respectively.

Mechanical requirements governing mating interoperability of the USB 2.0 PD Standard-A receptacle and USB PD Standard-A plug are included in this specification. For the USB 2.0 PD receptacle, Datum A was moved from the front edge of the receptacle shell to the front of the tongue to be consistent with [USB3.1] and to provide proper dimensioning for PD Detect features. Similarly for the USB 2.0 PD Standard-A plug, Datum A was moved from the front edge of the plug shell to the back of the tongue.

Figure 3-8 defines the mechanical requirements that govern the mating interoperability that shall be followed for the USB 2.0 Standard-A plug. See Section 3.2.2 for additional USB PD Standard-A plug requirements.

Figure 3-9 defines the normative mechanical requirements the USB 2.0 PD Standard-A receptacle that govern the mating interoperability and informative dimensions for solder tail locations, a sample Insertion Detect implementation, and a sample PD Detect implementation. Dimensions associated with solder tails, the sample Insertion Detect feature, and the sample PD Detect features are not normative. The solder pin locations are vendor-specific and included in the drawings for reference only. See Section 3.2.1 and Section 3.2.2 for normative Insertion Detect and PD Detect mechanical requirements, respectively.


The through-hole footprint in Figure 3-10 is shown as an example. Other footprints are allowed.

General considerations:

- There may be some increase in the USB 2.0 PD Standard-A receptacle connector depth (into a system board) as compared to the USB 2.0 Standard-A receptacle to accommodate detection of the Standard-A plug's longer shell.
- Drawings for stacked USB 2.0 PD Standard-A receptacles are not shown in this specification. They are allowed, as long as they meet all the electrical requirements defined in [USB2.0] and the mating interoperability mechanical

and electrical requirements defined in this specification. When designing stacked USB 2.0 PD Standard-A receptacles, PD Detect contacts shall be provided in all PD capable receptacles.			

Figure 3-8 PD Standard-A Plug Interface Dimensions



±0.1 (3) Α (INSULATOR) (INSULATOR) 10.15-10.50 ±0.15 M 1 N 8.9 ±0.1 ±0.15 C ±0.05 CL OF DATUM C CL-5.12 PIN No.11 (PD DETECT) (PD DETECT) SECT. E-E ±0.3 ±0.15 ±0.15 (9.58) ±0.13

±0.13

Figure 3-9 USB 2.0 PD Standard-A Receptacle Interface Dimensions

DETAIL

DETAIL Y





Figure 3-10 Reference Footprint for the USB 2.0 PD Standard-A Top Mount Single Receptacle (Informative)



3.2.3.2 **Pin Assignments and Description**

The usage and assignments of the pins that shall be used in the USB 2.0 PD Standard-A connector are defined in Table 3-2.

Table 3-2 USB 2.0 PD Standard-A Connector Pin Assignments

Pin Number ¹	Signal Name	Description	Mating Sequence
1	V _{BUS}	Power	Third
2	D-	Differential pair as defined in [USB2.0]	Fourth
3	D+		
4	GND	Ground for power return	Third
102	PD DETECT 1	Contact in PD receptacle to detect a PD plug	Last
112	PD DETECT 2	Contact in PD receptacle to detect a PD plug	Last
12³,13	INSERTION DETECT	Receptacle only. Detects insertion of a plug into the receptacle. Optional except for Cold Socket applications.	Second
Shell	Shield	Connector metal shell	First

Note 1: Pin numbers not included in this table do not have contacts present. Pin numbering is consistent with location across multiple USB connector types.

Note 2: Implementation of PD DETECT shall include:

- a) either pin 10 or pin 11.
- b) both pin 10 and pin 11.

Note 3: Pin 12, if present, shall be connected to Shield.

The physical location of the pins in the connector is illustrated in Figure 3-9.

3.2.4 USB 3.1 PD Standard-A Connector

3.2.4.1 Interface Definition

Figure 3-11, Figure 3-12, and Figure 3-13 show the USB 3.1 PD Standard-A plug, the USB 3.1 PD Standard-A receptacle and a reference footprint for the USB 3.1 PD Standard-A receptacle, respectively.

Figure 3-11 defines the mechanical requirements of the USB 3.1 PD Standard-A plug that govern the mating interoperability that are different than the dimensions in the <code>[USB2.0]</code> and <code>[USB3.1]</code> specifications, that shall be followed, for the USB 3.1 Standard-A plug. See Section 3.2.1 for additional USB PD Standard-A plug requirements.

Figure 3-12 provides an informative example of a USB 3.1 PD Standard-A receptacle including dimensions for solder tail locations, a sample Insertion Detect implementation, and a sample PD Detect implementation. The dimensions in Figure 3-12 associated with solder tails, the sample Insertion Detect feature, and the sample PD Detect features are not normative. The solder pin locations are vendor-specific and included in the drawings for reference only. The USB 3.1 PD Standard-A receptacle mating interface shall comply with the dimensions defined in the [USB2.0] and [USB3.1] specifications for the USB 3.1 Standard-A receptacle. See Section 3.2.1 and Section 3.2.2 for normative Insertion Detect and PD Detect mechanical requirements, respectively.


The through-hole footprint in Figure 3-13 is shown as an example. Other footprints are allowed.

General considerations:

• Drawings for stacked USB 3.1 PD Standard-A receptacles are not shown in this specification. They are allowed, as long as they meet all the electrical and mechanical requirements defined in [USB2.0], [USB3.1], and this specification. When designing a stacked USB 3.1 PD Standard-A receptacle, PD Detect contacts shall be provided in all PD capable receptacles.


±0.1 (12) (12) (12) (12) (12) (10.05 (8.65) (8.65)


Figure 3-11 USB 3.1 PD Standard-A Plug Interface Dimensions




(10.15-10.50) ±0.15 9.58 MIN 8.9 С CL-5.12 (PD DETECT) PIN No.11 (PD DETECT) SECT. K-K

Figure 3-12 Reference USB 3.1 PD Standard-A Receptacle Interface Dimensions (Informative)










Figure 3-13 Reference Footprint for the USB 3.1 PD Standard-A Top Mount Single Receptacle (Informative)

3.2.4.2 **Pin Assignments and Description**

The usage and assignments of the pins that shall be used in the USB 3.1 PD Standard-A connector are defined in Table 3-3.

Table 3-3 USB 3.1 PD Standard-A Connector Pin Assignments

Pin Number ¹	Signal Name ²	Description	Mating Sequence	
1	V _{BUS}	Power	Third	
2	D-	Differential pair as	Fourth	
3	D+	defined in [USB2.0]		
4	GND	Ground for power return	Third	
5	StdA_SSRX-	Enhanced SuperSpeed	Fifth	
6	StdA_SSRX+	receiver differential pair		
7	GND_DRAIN	Ground for signal return		
8	StdA_SSTX-	Enhanced SuperSpeed		
9	StdA_SSTX+	transmitter differential pair		
103	PD DETECT 1	Contact in PD receptacle to detect a PD plug	Last	
113	PD DETECT 2	Contact in PD receptacle to detect a PD plug	Last	
124, 13	INSERTION DETECT	Receptacle only. Detects insertion of a plug into the receptacle. Optional except for Cold Socket applications.	Second	
Shell	Shield	Connector metal shell	First	

Note 1: Pin numbers not included in this table do not have contacts present. Pin numbering is consistent with location across multiple USB connector types.

Note 2: Tx and Rx are defined from the host perspective.

Note 3: Implementation of PD DETECT shall include:

- a) either pin 10 or pin 11.
- b) both pin 10 and pin 11.

Note 4: Pin 12, if present, shall be connected to Shield.

The physical location of the pins in the connector is illustrated in Figure 3-12. Note: pins 1 to 4 are referred to as the USB 2.0 pins, while pins 5 to 9 are referred to as the Enhanced SuperSpeed pins.

3.2.5 USB 2.0 PD Standard-B Connector

3.2.5.1 **Interface Definition**

Figure 3-15, Figure 3-14, and Figure 3-16 show the USB 2.0 PD Standard-B plug, the USB 2.0 PD Standard-B receptacle, and a reference footprint for the USB 2.0 PD Standard-B receptacle, respectively. Solder pin locations on the USB 2.0 PD Standard-B receptacle are vendor-specific and are included in the drawings for reference only. The views in the plug and receptacle figures correspond to those shown in the [USB 2.0] base specification and non-

reference dimensions define the ID pin for PD applications. The USB 2.0 PD Standard-B plug and receptacle shall comply with the mechanical requirements specified in the *[USB2.0]* base specification and the ID pin as specified in Figure 3-15 and Figure 3-14.




Figure 3-14 USB 2.0 PD Standard-B Plug Interface Dimensions





Figure 3-15 USB 2.0 PD Standard-B Receptacle Interface Dimensions



GENERAL TOLERANCE IS +/- 0.10 UNLESS OTHERWISE SPECIFIED




Figure 3-16 Reference Footprint for the USB 2.0 PD Standard-B Receptacle

3.2.5.2 Pin Assignments and Descriptions

The usage and assignments of the pins that shall be used in the USB 2.0 PD Standard-B connector are defined in Table 3-4.

Pin Number ¹	Signal Name	Description	Mating Sequence
1	V_{BUS}	Power	Second
2	D-	Differential pair as	Third or beyond
3	D+	defined in [USB2.0]	
4	GND	Ground for power return	Second
112	ID	Identification of PD capability	Third or beyond
Shell	Shield	Connector metal shell	First

Table 3-4 USB 2.0 PD Standard-B Connector Pin Assignments

Note 1: Pin numbers not included in this table do not have contacts present. Pin numbering is consistent with location across multiple USB connector types.

Note 2: ID pin as defined in core USB specifications and extended by the USB Power Delivery specifications. See Section 3.4.3. Historically Pin 11 was defined by the USB 3.0 specification as the Ground Return for DPWR (power supplied by the device) for the Powered-B connector (deprecated by [USB3.1]).

The physical locations of the pins in the connector are illustrated in Figure 3-15 and Figure 3-14.

3.2.6 USB 3.1 PD Standard-B Connector

3.2.6.1 **Interface Definition**

Figure 3-17, Figure 3-18, and Figure 3-19 show the USB 3.1 PD Standard-B plug, the USB 3.1 PD Standard-B receptacle, and a reference footprint for the USB 3.1 PD Standard-B receptacle, respectively. Solder pin locations on the USB 3.1 PD Standard-B receptacle are vendor-specific and included in the drawings for reference only. The views in the plug and receptacle figures correspond to those shown in the <code>[USB3.1]</code> base specification and non-reference dimensions define the ID pin for PD applications. The USB 3.1 PD Standard-B plug and receptacle shall comply with all other mechanical requirements specified in the <code>[USB3.1]</code> base specification and the ID pin as specified in Figure 3-17 and Figure 3-18.

(4.650 mm) (2.850 mm)

SECTION B-B

Figure 3-17 USB 3.1 PD Standard-B Plug Interface Dimensions






Figure 3-18 USB 3.1 PD Standard-B Receptacle Interface Dimensions





GENERAL TOLERANCE IS +/- 0.10 UNLESS OTHERWISE SPECIFIED




Figure 3-19 Reference Footprint for the USB 3.1 PD Standard-B Receptacle

3.2.6.2 **Pin Assignments and Descriptions**

The usage and assignments of the pins that shall be used in the USB 3.1 PD Standard-B connector are defined in Table 3-5.

Pin Signal **Description Mating Sequence** Name² Number¹ V_{BUS} Power Second 2 D-Differential pair as Third or beyond defined in [USB2.0] 3 D+ 4 **GND** Ground for power return Second 5 Third or beyond StdB SSTX-Enhanced SuperSpeed transmitter differential 6 StdB SSTX+ pair 7 GND_DRAIN Ground for signal return 8 StdB_SSRX-Enhanced SuperSpeed receiver differential pair 9 StdB_SSRX+ 113 ID Identification of PD

Table 3-5 USB 3.1 PD Standard-B Connector Pin Assignments

Note 1: Pin numbers not included in this table do not have contacts present. Pin numbering is consistent with location across multiple USB connector types.

Connector metal shell

First

capability

Note 2: Tx and Rx are defined from the device perspective.

Shield

Note 3: ID pin as defined in core USB specifications and extended by the USB Power Delivery specifications. See Section 3.4.3. Pin 11 was defined by [USB3.1] as the Ground Return for DPWR (power supplied by the device) for the USB 3.1 Powered-B connector.

The physical locations of the pins in the connector are illustrated in Figure 3-16 and Figure 3-17.

3.3 Cable Assemblies

Shell

USB Power Delivery introduces the concept of an electronically marked cable assembly. The particular marking denotes the cable assembly's characteristics and is electronically detected. This provides devices on each end of the cable assembly a means to detect and identify the cable assembly capabilities. The ID pin definition is extended to electronically mark cable assemblies. An ID pin has been added to the Standard-B Connectors to create PD Standard-B Connectors as defined in Section 3.2.5 and Section 3.2.6. The B-Device shall detect the cable assembly and make requests that are consistent with the cable assembly's capabilities. Similarly, the Standard-A Connector shell has been modified to create a PD Standard-A Connector to allow detection of cable insertion and to identify if the cable assembly is PD-capable. The combination of these PD cable assembly markings provide a robust system to safely deliver high power across the USB cable assembly.

The portion of this specification that allows the negotiation of voltages other than the default *vSafe5V* and currents in excess of 1.5A shall apply only to Devices with marked PD cable assemblies.

3.3.1 Non-marked Cable Assemblies

Limitations are placed on the use of legacy cable assemblies (i.e., ones not marked). Legacy cable assemblies include all cable assemblies with USB 2.0 or USB 3.1 Standard-A Connectors, USB 2.0 or USB 3.1 Standard-B Connectors, USB

3.1 Powered-B Connectors, and USB 2.0 or USB 3.1 Micro-B Connectors. Devices shall only use these non-marked legacy cable assemblies at *vSafe5V* and up to 1.5A as described by *[USB2.0]*, *[USB3.1]* and *[BC1.2]*.

3.3.2 Marked Cable Assemblies

Marking allows Port Partners to detect the insertion of a USB Power Delivery cable assembly and its electrical characteristics. Port Partners shall not negotiate for currents in excess of the electrical characteristics indicated by the cable's marking.


3.3.3 PD Cable Assembly Overmold Requirements

It is strongly recommended that the PD cable assembly overmold dimensions conform to the requirements defined by [USB2.0] and [USB3.1]. Depending on the PD cable assembly current rating and length, the wire gauge to meet the IR drop defined in 3.6.9 may require a cable diameter that results in a larger overmold at the cable/connector interface. Table 3-6 and Figure 3-20 define the maximum allowed overmold dimensions for the PD cable assembly. PD cable assemblies using these larger limits may result in mechanical interferences (e.g., may block use of a connector slot in stacked connector configurations) therefore, the overmold dimensions should conform to requirements defined by [USB2.0] and [USB3.1] if possible.


Table 3-6 USB PD Cable Assembly Overmold Maximum Dimensions

Dimension	Connector Type	3A	5A
Z max	PD Standard-A	5.00	10.00
Z max	PD Micro	9.00	-
Y max	PD Standard-B	-	14.00
Z max	PD Standard-B	-	8.60

Figure 3-20 USB PD Cable Assembly Overmold Maximum Dimensions



MAXIMUM OVERMOLD BOOT FOR USB 2. O STD B PLUG



MAXIMUM OVERMOLD BOOT FOR USB 3. O STD B PLUG

3.4 PD Cable Assembly Marking

Paragraphs in this section described the markings for the plug connectors at each end of the PD cable assembly. References to cable assembly in this section apply to cable assemblies which include a PD plug connector. Component values are found in Table 3-7.

3.4.1 Marker for PD Standard-A Connectors

The PD Standard-A Connector shell is 1.3 mm longer than the shell of the legacy Standard-A Connector. The PD Standard-A Connector shell shall be detected by the DFP connector using a PD Standard-A receptacle connector and associated marking detection circuitry to indicate that the cable assembly is a PD cable assembly. Marking detection circuitry is vendor specific.

3.4.2 Electronic Markers for Micro-A Plugs

In the standard cable assembly with a Micro-A plug, the ID-pin is grounded. The data and shield connections shall be made per the [USB3.1] specifications.

3.4.2.1 **Legacy Micro-A Plug**

Figure 3-21 Schematic of a Micro-A Plug Legacy Termination




Figure 3-21 shows the schematic diagram of the Micro-A plug termination in a legacy cable assembly. Note the ID pin is connected to ground through an impedance of Ra_PLUG_ID (as defined in the Micro-USB Cables and Connectors specification v1.01 in [USB2.0]) to indicate that the plug is an A plug. For PD to remain backward compatible, the low


impedance to ground shall be maintained. However, any value less than *rID* is assumed to be interpreted by a legacy Port as a Micro-A plug.

PD uses two new markers to allow the detection of a Low Power cable assembly and PD cable assembly in addition to the detection of a legacy cable.

3.4.2.2 Low Power Micro-A Plug

Devices with a hardwired captive cable with a Micro-A plug connector supporting a one cell Lithium battery as their power source or where very low power consumption is important may terminate the Micro-A Plug's ID pin to ground with $\it rID$ and to $\it V_{BUS}$ with $\it cPlug$. This termination may be detected electrically. See 4.4.4 for additional information regarding Low Power Device characteristics.


Figure 3-22 Schematic of a Micro-A Plug Marker Indicating Low Power Capability



3.4.2.3 PD Micro-A Plug

PD cable assemblies with Micro-A plug connectors shall be marked with *rID* terminating the ID pin to ground. See Figure 3-23 for a schematic diagram of the connector termination in a PD cable assembly using a Micro-A plug.

Figure 3-23 Schematic of a Micro-A PD Plug



3.4.3 Electronic Markers for PD Standard-B Plugs and Micro-B Plugs


Electronic markers for PD cable assemblies with PD Standard-B plug connectors and Micro-B plug connectors are specified in this section. A legacy Micro-B connector's ID pin exhibits a very high resistance to ground. To maintain backward compatibility, capacitors are used as markers.

Note the 3A and 5A markers are mutually exclusive; hence both markers shall not be present at the same time.

3.4.3.1 **3A Capable PD B Plug**

The schematic diagram for a 3A-capable PD cable assembly detailing how a PD Standard-B plug connector or a Micro-B plug connector shall be marked is shown in Figure 3-24.


Figure 3-24 Schematic of a B Plug Connector Marker Indicating 3A Capability



3.4.3.2 **5A Capable PD B Plug**

The schematic diagram for a 5A-capable PD cable assembly detailing how a PD Standard-B plug connector shall be marked is shown in Figure 3-25.

Figure 3-25 Schematic of a B Plug Connector Marker Indicating 5A Capability





3.5 USB PD Icon

The USB PD cable assemblies shall display the USB icon appropriate for PD. A dimensioned drawing and allowable usage of the icon are supplied with the license from the USB-IF.

3.6 USB Power Delivery Cable Requirements

The methods used to mark the USB PD cable assemblies and USB PD cable adaptors are found in Section 3.4. The USB PD connector family shall conform to all requirements in Section 3, in addition to the requirements specified in the [USB2.0], [USB3.1] or [BC1.2] specifications. Test sequences shall conform to EIA-364-1000.001 as specified in the Environmental Requirements section of [USB3.1].

Some USB PD cable assemblies may be designed for use as power only (i.e., no USB data communication). Requirements that relate to the transfer of USB data may not apply to these cables.

3.6.1 Low Level Contact Resistance (EIA 364-23B)

The power contacts of a 3A PD cable assembly shall conform to the following requirements:

- $20m\Omega$ (Max) initial for V_{BUS} and GND contacts.
- Maximum change (delta) of $+10m\Omega$ after environmental stresses.
- Measure at 20mV (Max) open circuit at 100mA.

The power contacts of a 5A PD cable assembly shall conform to the following requirements:

- $20m\Omega$ (Max) initial for V_{BUS} and GND contacts.
- Maximum change (delta) of $+10m\Omega$ after environmental stresses.
- Measure at 20mV (Max) open circuit at 100mA.

The following requirements shall apply, independent of power being applied, to the resistance of a PD Standard-A plug receptacle shell to the PD Standard-A receptacle PD DETECT contact with a PD Standard-A plug in the mated condition or to the resistance between the INSERTION DETECT contacts when a Standard-A plug is present in the Standard-A receptacle supporting Insertion Detect. For PD Detect, there are two contact interfaces to the plug shell included in series in this measurement:

- $200m\Omega$ (Max) initial.
- Maximum change (delta) of $300 \text{m}\Omega$ after environmental stresses.
- Measure at 20mV (Max) open circuit at 100mA.

3.6.2 Open Circuit Resistance

The following requirements shall apply, independent of power being applied, to the resistance of the PD Standard-A receptacle shell to the PD Standard-A receptacle PD DETECT contact(s) when no PD Standard-A plug is inserted in the mated condition or a non-PD Standard-A plug is inserted in the mated condition or to the resistance between the INSERTION DETECT contacts of a Standard-A receptacle supporting Insertion Detect when a Standard-A plug is not inserted:

- $\geq 10 M\Omega$ initial.
- $\geq 10M\Omega$ after environmental stress.

3.6.3 Dielectric Strength (EIA 364-20)

No breakdown shall occur when 100VAC (RMS) is applied between adjacent contacts of unmated and mated connectors.

3.6.4 Insulation Resistance (EIA 364-21)

There shall be a minimum of $100 M\Omega$ insulation resistance between adjacent contacts of unmated and mated connectors.

3.6.5 Contact Current Rating

3.6.5.1 3A PD Connector Mated Pair (EIA 364-70, Method 2)

When a current of 3.0 A is applied to the V_{BUS} pin and its corresponding GND pin (i.e., pin 1 and pin 5 of the PD Micro-A Connector, PD Micro-AB Connector, or PD Micro-B Connector), the delta temperature shall not exceed +30°C at any point on the connectors under test, when measured at an ambient temperature of 25°C.

3.6.5.2 **5A PD Connector Mated Pair (EIA 364-70, Method 2)**

When a current of 5.0A is applied to the V_{BUS} pin and its corresponding GND pin (i.e., pin 1 and pin 4 of the PD Standard-B Connector or PD Standard-A Connector), the delta temperature shall not exceed +30°C at any point on the connectors under test, when measured at an ambient temperature of 25°C.

3.6.6 Differential Crosstalk between V_{BUS} and the D+/D- Pair (EIA-360-90)

The differential, near-end, and far-end, crosstalk between the D+/D- pair and V_{BUS} shall be managed not to exceed the limit shown in Figure 3-26.




Figure 3-26 Differential Near-End and Far-End Crosstalk Requirement between the D+/D- Pair and V_{BUS}

3.6.7 PD Cable Assembly Shielding Connectivity

The shield conductor shall be attached to the connector shell at both ends of the cable and shall provide a resistance of no greater than 1.0Ω from end to end. The shield shall not be connected to ground within the cable.

3.6.8 PD Cable V_{BUS} Impedance

The cable impedance shall meet the requirements specified in Table 5-18.

3.6.9 PD Cable Insertion Loss


The insertion loss of the cable shall not exceed *aInsertionLoss*.

3.6.10 PD Cable IR Drop Considerations

The maximum voltage drop between the Source and Sink ports is defined to:

- Insure signal integrity of the USB 2.0 signal wires.
- Quantify the worst case voltage seen at the input of a Sink.

Figure 3-27 Voltage Drop Measurement



As shown in Figure 3-27, voltage drop across the cable is measured independently on both the GND and the V_{BUS} connections. It is inclusive of the cable and connectors at both ends.

3.6.10.1 Voltage Drop on the Ground

A PD cable assembly shall ensure V_{GND_DROP} does not exceed the maximum value listed in Table 3-7 for the signal ground reference between the Source's power source connection to the USB receptacle and the Sink's connection to its internal power conversion block, if present. V_{GND_DROP} shall be measured at *iCable* and measured either:

- At the receptacle's solder pad where it attaches to the printed circuit board
- Or where the captive cable is attached to the printed circuit board in the device.

 V_{GND_DROP} shall include the effects of the following:

- 1) The mated contact resistance of both the A-side and the B-side (if present) connections for GND.
- 2) The series resistance of the cable's GND wire.
- 3) The rated current of the cable (*iCable*).

 V_{GND_DROP} for removable cables equals (2 * Rcontact + Rcable(GND)) * *iCable*. V_{GND_DROP} for captive cables equals (1 * Rcontact + Rcable(GND)) * *iCable*.

The only variable in the above equations is Rcable(GND). The wire size and its length are the major contributors to V_{GND_DROP} . The ground wire size shall be selected so that V_{GND_DROP} at a current of *iCable* does not exceed the maximum value listed in Table 3-7.

3.6.10.2 Overall IR Drop between a Source and a Sink

A PD cable assembly shall provide a maximum voltage drop of $vIRDrop_Cable$ for V_{BUS} to GND at the Sink end of the cable. The V_{BUS} to GND voltage drop shall include V_{VBUS_DROP} plus V_{GND_DROP} .

V_{VBUS_DROP} shall be measured at a current of *iCable* and measured either:

- At the receptacle's solder pad where it attaches to the printed circuit board
- Or where the captive cable is attached to the printed circuit board in the device.

V_{VBUS_DROP} shall include the effects of the following

- The mated contact resistance of both the A-side and B-side (if present) connections for V_{BUS}.
- The series resistance of cable's V_{BUS} wire.
- The rated current of the cable (*iCable*).

 V_{VBUS_DROP} for removable cables equals (2 * Rcontact + Rcable (V_{BUS})) * *iCable*. V_{VBUS_DROP} for captive cables equals (1 * Rcontact + Rcable (V_{BUS})) * *iCable*.

The only variable in the above equations is Rcable (V_{BUS}). The wire size and its length are the major contributors to V_{VBUS_DROP} . The V_{BUS} wire size shall be selected so that V_{VBUS_DROP} at a current of *iCable* does not exceed the maximum value listed in Table 3-7.

3.6.10.3 **Example Calculation of Overall IR Drop**

The goal of this example is to design a compliant PD Cable with a Standard A and a Micro B plug (e.g. *iCable* = 3A) that is 1m in length.

The allowable Rcable (GND) to achieve this is found by:

- 1) R=E/I or E = IR -> Rcable (GND) = the maximum value for V_{GND_DROP} listed in Table 3-7/*iCable* -> 0.375/3 = 125m Ω .
- 2) Mated contact resistance is defined as $30m\Omega$ (Max) times 2 mated pair connections or $60m\Omega$.
- 3) Rcable (GND) = $125m\Omega 60m\Omega = 65m\Omega$ (the budget for the ground wire in the cable).

The allowable Rcable (V_{BUS}) to achieve this can be found by:

- 1) R=E/I or R = IR -> Rcable (V_{BUS}) = the maximum value for V_{VBUS_DROP} listed in Table 3-7/*iCable* -> 0.625/3 = 208m Ω .
- 2) Mated contact resistance is defined as $30\text{m}\Omega$ (Max) times 2 mated pair connections or $60\text{m}\Omega$.
- 3) Rcable (V_{BUS}) = $208m\Omega 60m\Omega = 148m\Omega$ (the budget for the V_{BUS} wire in the cable).

In this example, a 22AWG @ 52.94m Ω /m used for Ground and a 26AWG @ 134m Ω /m used for V_{BUS} meets the *vIRDrop_Cable* requirements for a 1m cable.

3.7 Electrical Parameters

Table 3-7 shows the parameters used in this Section.

Table 3-7 Electrical Parameters

Parameter	Minimum	Nominal	Maximum	Units	Description
aInsertionLoss			1.5	dB	As measured within <i>fRange</i> .
cPlug	5	10	15	nF	Across temperature -20°C to +80 °C at <i>vSafe5V</i> for the minimum and at <i>vSafe0V</i> for the maximum. Minimum voltage rating of 50V.
					See Figure 3-22, Figure 3-24, and Figure 3-25.
iCable	5			A	If only Standard connectors are used.
	3			A	If a Micro connector is present at any point.
rID	900	1000	1100	Ω	See Figure 3-22 and Figure 3-23.
vIRDrop_Cable			1	V	Sum of V_{VBUS_DROP} and V_{GND_DROP} .
V_{GND_DROP} 1			375	mV	Note: this value is the same as $V_{\text{GND_OFFSET}}$ as defined in [BC1.2].
$V_{VBUS_DROP}^{1}$			625	mV	

Note 1: For charging-only cables (e.g. cables without data lines), the maximum value of either V_{VBUS_DROP} or V_{GND_DROP} may be exceeded; however V_{VBUS_DROP} plus V_{GND_DROP} shall not exceed $vIRDrop_Cable$.

4. Electrical Requirements

This chapter covers the platform's electrical requirements for implementing USB Power Delivery.

USB Power Delivery may be implemented alongside the [USB2.0], [USB3.1], [BC1.2] and [USBType-C1.0] specifications. In the case where a Device requests power via the Battery Charging Specification and then the USB Power Delivery Specification, it shall follow the USB Power Delivery Specification until the Port Pair is unattached or there is a Hard Reset. If the USB Power Delivery connection is lost, the Port shall return to its default state, see Section 6.7.2.

4.1 Dead Battery Detection / Unpowered Port Detection

The Power Delivery specification provides a mechanism for a USB Device to provide power to a USB Host under the circumstances where the USB Host:

- Has a Dead Battery that requires charging or
- Has lost its power source or
- Does not have a power source or
- Does not want to provide power.

The USB Peripheral primarily acts as a USB Device that may also provide power to the USB Host if the correct detection is carried out.

The following sections detail mechanisms used for:

- Type-A to Type-B connections:
 - o The USB Device is a Consumer/Provider acting as a Source
 - o The USB Host is a Provider/Consumer acting as a Sink.

For mapping of V_{BUS} level to USB states during Dead Battery detection see Figure 9-3.

4.1.1 Type-A to Type-B Dead Battery Operation

4.1.1.1 **Overview**

A Consumer/Provider shall back power the Provider/Consumer at a reduced current level. This enables the Provider/Consumer's PD transmitter on its DFP to send a continuous stream of alternating '0s' and '1s' (referred to in this section as a Bit Stream) that the Consumer/Provider's UFP's PD receiver can readily detect. The use of a current limited Source (vSafeDB) to back power V_{BUS} is intended to minimize the risk of damage to legacy USB DFPs. At the start of the process when the Consumer/Provider sees no voltage on V_{BUS} , it probes the bus by back powering V_{BUS} to see if its Port Partner has a Dead Battery or unpowered Port that it wants powered. If so, the Consumer/Provider outputs vSafe5V on V_{BUS} and becomes the de facto power Provider.

When the process is complete, both ports will have performed an Implicit Power Role Swap without the use of the **PR_Swap** message (see Section 8.3.2.7.1.2) where the Consumer/Provider is now operating as the Source while the Provider/Consumer operates as a Sink. With communications and cable capabilities established, the Provider/Consumer may negotiate for a voltage/current combination to charge its battery or to operate.

4.1.1.2 Consumer/Provider Operational Details

In operation (see Figure 4-1), a Consumer/Provider Port that does not detect vSafe5V on V_{BUS} shall periodically apply a current limited five volt supply (vSafeDB) to V_{BUS} in an attempt to ascertain the presence of a Provider/Consumer Port that wants to be powered. In response to vSafeDB on V_{BUS} , a Provider/Consumer Port that wants power shall transmit the Bit Stream that a Consumer/Provider can detect indicating the presence of a Port that wants to be powered. When the Consumer/Provider detects a Provider/Consumer Port wanting to be powered, it shall apply vSafe5V to V_{BUS} . In all other cases, for example when connected to a legacy Port or an unpowered Provider Port, there will be no response and the Consumer/Provider Port shall not apply full power (vSafe5V) to V_{BUS} . The Consumer/Provider shall continue to periodically probe for the presence of a Provider/Consumer Port that wants

power. The limitations on the current and power applied to back power V_{BUS} and its controlled duration shall be applied in order to prevent damage to legacy ports.

The Consumer/Provider may use other means to detect the presence of a Port Partner before applying the method described above.

4.1.1.3 **Provider/Consumer Operational Details**

In operation (see Figure 4-1), the Provider/Consumer with a Dead Battery shall begin (as it must if its battery is truly dead) by outputting nothing on V_{BUS} . When power is applied to V_{BUS} (i.e. back powered), V_{BUS} is used by the Provider/Consumer to power its transmitter and to output the Bit Stream within the limited power offered by vSafeDB.

The Provider/Consumer shall begin outputting the Bit Stream on V_{BUS} within *tSendBitStream*. This is necessary because the application of full V_{BUS} power is dependent on the time it takes the Consumer/Provider to detect the presence of activity on V_{BUS} and to adjust its power supply.

The Provider/Consumer may have additional circuitry that requires more power than is available from V_{BUS} when powered by *vSafeDB*. The Provider/Consumer Port can assume that full *vSafe5V* power is available *tWaitForPower* after it started sending the Bit Stream. After *tWaitForPower*, *vSafe5V* will be available to the Provider/Consumer to bring up any remaining logic required to process PD messages on V_{BUS}. When this logic is ready, the Provider/Consumer Port shall signal its Port Partner that is ready to operate as Consumer by stopping the Bit Stream.

4.1.1.4 Sequence of operation

Figure 4-1 illustrates the flow for Dead Battery/Unpowered Port detection for both Provider/Consumer ports and Consumer/Provider ports. To ensure consistent behavior all Consumer/Provider ports shall have the ability to detect a Provider/Consumer with a Dead Battery or Unpowered Port.




Figure 4-1 Type-A to Type-B Dead Battery / Unpowered Port Detection Flow

Table 4-1 describes the message sequence shown in Figure 4-1.

Table 4-1 Normal Dead Battery Operation

Step	Provider/Consumer	Consumer/Provider
1	The Provider/Consumer shall not drive V_{BUS} ; allowing it to remain at $\textit{vSafe0V}$.	The Consumer/Provider shall start DBDetectTimer , used to determine when next to apply vSafeDB .
2	 While <i>vSafeDB</i> is not present, the Provider/Consumer shall: If willing to act as a Source, go and do this. (The first action will be to output <i>vSafe5V</i>). If it does not wish to be powered, remain in this step. 	Until the <i>DBDetectTimer</i> expires, the Consumer/Provider shall check whether V _{BUS} is above <i>vSafe0V</i> . If it is, it shall start to operate as a Sink, and leave the Dead Battery Operation procedure.
3		When the <i>DBDetectTimer</i> expires, the Consumer/Provider shall start to output <i>vSafeDB</i> , in order to power the Provider/Consumer Bit Stream generation circuitry. The process of preparing this may take up to <i>tTurnOnSafeDB</i> . The Consumer/Provider shall then start the <i>BitStreamDetectTimer</i> , which determines how long to wait for the Bit Stream. The Bit Stream detector shall see at least 128 alternating '0' and '1' bits before deciding that the Bit Stream is present.
4		If the <i>BitStreamDetectTimer</i> expires before the Bit Stream is detected, the Consumer/Provider shall perform the following procedure. <i>Apply vSafe0V Procedure</i>
		The Consumer/Provider shall attempt to discharge the maximum permitted capacitance (this can theoretically be as much as <i>cSrcBulk</i> max or <i>cSrcBulkShared</i> max) on V _{BUS} at a rate which will reduce its voltage to <i>vSafe0V</i> within <i>tDBDischargeVbus</i> max bearing in mind that V _{BUS} may be being driven with <i>vSafe5V</i> and not capable of being discharged. After <i>tDBDischargeVbus</i> max the Consumer/Provider shall stop attempting to discharge V _{BUS} . After a time of <i>tDBSourceOff</i> from starting to discharge V _{BUS} , then the Consumer/Provider shall go back to step 1.

Step	Provider/Consumer	Consumer/Provider
5	If the Provider/Consumer wishes to be powered, and <i>vSafeDB</i> is present, it shall start to output Bit Stream within <i>tSendBitStream</i> of <i>vSafeDB</i> being available, and start the <i>WaitForPowerTimer</i> .	
	When budgeting for <i>tSendBitStream</i> the Provider/Consumer shall allow for:	
	 The time required for vSafeDB to charge the capacitance presented by itself to a level at which it can begin operation. 	
	 The time required for enough of its own circuitry to power up to transmit a Bit Stream. 	
	 The fact that tTurnOnImpliedSink is included in this budget 	
	Note that the effect of V_{BUS} capacitance on these timings is significant. The designer should verify their own design in this respect.	
6		If the Bit Stream is detected, the Consumer/Provider shall output <i>vSafe5V</i> to V _{BUS} and start the <i>DeviceReadyTimer</i> . This timer is used to ensure that the Provider/Consumer is ready to operate as a Sink within a reasonable time.
7	When the <i>WaitForPowerTimer</i> expires, the Provider/Consumer assumes that <i>vSafe5V</i> is present on V _{BUS} . It shall then bring up the full PD system and when ready to receive and process <i>Source Capabilities</i> messages, stop sending the Bit Stream.	If the DeviceReadyTimer expires, the Consumer/Provider shall perform the <i>Apply vSafe0V Procedure</i> defined in step 4 above, ending by going to step 1.
8	When the <i>Source Capabilities</i> message is received, the Provider/Consumer shall determine the connected cable type, and start operation as a Sink.	If the Bit Stream is detected to have stopped, the Consumer/Provider shall go and start operating as a Source. The first action will be to send the <i>Source Capabilities</i> message.
	f at any time the Provider/Consumer sees <i>vSafe0V</i> of <i>tBitStreamOff</i> , and go to step 1.	on V _{BUS} , it shall ensure that it is not sending Bit Stream

4.1.2 Type-C to Type-C Dead Battery Operation

Dead Battery charging operation for connections between Type-C connectors is defined in [USBType-C1.0].

4.2 Cable IR Ground Drop (IR Drop)

Every PD Sink Port capable of USB communications may be susceptible to unreliable USB communication if the voltage drop across ground falls outside of the acceptable common mode range for the USB Hi-Speed transceivers data lines (V_{GND_DROP}) due to excessive current draw. Certified USB cabling is specified such that such errors should not occur (See Section 3.6.10).

4.3 A-Plug Insertion Detect

The USB Power Delivery specification defines an Insertion Detect mechanism for the Standard-A plug. It consists of a contact that connects with the shield when a Standard-A plug or a PD Standard-A plug is inserted into the receptacle. The shield is essentially connected to ground through at most *rID* max.

The Micro-A plug's ID pin is used for Insertion Detect. It is essentially connected to ground through at most a $1K\Omega$ resistance. This is the default defined in the Micro-A connector specification for [USB2.0] and [USB3.1]. See Section 3.4.2 for more details.

The Insertion Detect feature:

- When a plug is present for Cold Socket applications shall be used to indicate when to apply power to V_{BUS}
- Should be used to indicate to the PD logic to start sending Source Capabilities messages when a plug is present.
- Should be used to indicate to the PD logic to put V_{BUS} back to USB Default Operation when the plug is removed.

The Insertion Detect feature for Standard-A receptacles shall be present for Cold Socket but is optional for all other Standard-A applications.

4.4 Cable Type Detection

4.4.1 Detecting Cabling Capabilities

Non-compliant cables, such as 'Y' and 'W' cables create the potential to damage hardware were the PD system to allow more than *vSafe5V* to be placed on V_{BUS}. To prevent this, all PD A-plug to B-plug assemblies are made in a way that can be electronically detected. Only A-plug to B-plug assemblies that are marked for PD shall be used for voltages higher than *vSafe5V* or current levels higher than 1.5A. Standard Type-C cable assemblies are rated for PD voltages higher than *vSafe5V* and current levels of at least 3A.

Cable type detection is a multi-step process that both the Source and Sink perform. This section provides flow of the cable type detection based on the electronic markings defined in Section 3.4. The Source shall limit maximum capabilities it offers so as not to exceed the capabilities of the type of plug detected. Requests made by the Sink shall not exceed the capabilities of the type of plug.

The cable detection process is usually run when the Source is powered up, after a Power Role Swap or when power is applied to a Sink. The exact method used to detect these events is up to the manufacturer and shall meet the following requirements:

- Sources shall run the cable detection process prior to the Source sending **Source Capabilities** messages offering voltages in excess of **vSafe5V** or currents in excess of:
 - o 1.5A for Type-A/Type-B
 - o 3A for Type-C.
- Sinks with Type-A and Type-B connectors shall run the cable detection process prior to sending any *Request*Messages.
- Sinks with Type-C connectors shall select Capabilities from the offered Source Capabilities assuming that the Source has already determined the Capabilities of the cable.
- Provider/Consumers with dead batteries shall wait until after receipt of the first *Source Capabilities* message before running the cable detection process and making a request for power.

Sources shall detect the type of attached cable and either limit the Capabilities they offer or operate in a Low Power mode based on:

- The receptacle type (i.e. Standard, Micro or Type-C) and its known current carrying capability.
- The current carrying capability of the plug determined by:
 - o The plug type (i.e. Type-C, PD, non-PD or Low Power).
 - Cable capabilities determined using Structured VDM messages (see Section 6.4.4.2) sent using SOP' Communication (see Section 2.4).

Sinks, except those with Type-C receptacles, shall detect the type of attached cable and limit their requests based on:

- The receptacle type (i.e. Standard, or Micro) and its known current carrying capability.
- The current carrying capability of the plug determined by:
 - The plug type (i.e. PD or non-PD).

4.4.2 Plug Type Determination

Figure 4-2 shows the flow for the first portion of the multi-step process that shall be used to determine the kind of cable. It begins by determining the kind of plug inserted into the receptacle. Specifically the plug type: Standard-A, Standard-B, Micro-A, Micro-B or Type-C, is determined. Detection of Type-C plugs is defined in [USBType-C1.0].




Figure 4-2 Plug Type Determination

4.4.3 Detecting the PD Capabilities of the Standard-A Connector

The PD version of the Standard-A receptacle has one or two additional contacts that are used to:

- Optional detect if Standard-A plug is inserted in or removed from the receptacle.
- Required detect if the Standard-A plug is PD Capable or not.

The following description assumes that the two switches in the Standard-A receptacle are detected by having pull-up resistors to a positive voltage and looking at the voltage, so a high voltage indicates no connection in the switch and a low voltage indicates a connection in the switch. Other detection circuits may be used.

Standard-A
Plug

Put "+" on the
pullups

Closed

Open

Closed

Open

PD Plug

Standard Plug

No Plug

Figure 4-3 Standard-A Plug PD Capabilities Flow

Figure 4-3 illustrates how the detection contacts in the A receptacle shall be used. Insertion Detect is an optional feature (see Section 3.1.5). When not present, the path through the Figure 4-3 follows the Insertion Detect 'Closed'

4.4.4 Plug Type Detection except Standard-A




Figure 4-4 Plug Type Detection Circuit

The example circuit shown in Figure 4-4 is used to detect the electronic markings on the ID pin indicating the type of Micro connector.

The TX is used to put a carrier signal on the V_{BUS} line and the RX is used to detect whether a signal is present or not (typically the Squelch is used for this purpose). Q1 - Q4 are used to create a series of circuits where the voltage output (as measured by the RX) in each step is used to determine the configuration of the plug in accordance with to Table 4-2.

It is important that B-Plug type detection takes place when the line is idle and connected at the remote end. The ideal measurement opportunity is after sending the *GoodCRC* message in response to the *Source Capabilities* message and before sending the *Request* message as the line can be expected to be connected and idle because the sink will be the next to transmit.

Note: If the far-end is not terminated or not terminated correctly (see Section 5.8.2.5) then the cable-type detection described below may give erroneous results if signal levels at the cable input are reduced excessively by the reflections of the cable.

In normal operation Q1 is conducting (turned ON) and Q2, Q3 and Q4 are not conducting (turned OFF).

In order to check the plug type using the circuit in Figure 4-4, a series of steps are performed; the result of each step is recorded as a "0" or "1". The steps are:

- 1) Q1, Q3 and Q4 not conducting (turned OFF)
- 2) Q2 conducting (turned ON)
- 3) Check Squelch -> open "1", else "0" -> bit 1
- 4) Q3 conducting (turned ON)
- 5) Check Squelch -> open "1", else "0" -> bit 2
- 6) Q4 conducting (turned ON)
- 7) Check Squelch -> open "1", else "0" -> bit 3

Table 4-2 summarizes the results.

Table 4-2 Plug Type Determination

bit 1	bit 2	bit 3	Micro-A plug	Micro-B or PD Standard-B plug	Approximate level at RX when detecting bit 1	Approximate level at RX when detecting bit 2	Approximate level at RX when detecting bit 3
1	1	1	Low Power	PD (5A)	~ 0dB	~ 0dB	~ -9dB
1	1	0	PD	Legacy ¹	~ 0dB	~ -6dB (PD) ~ 0dB (Legacy)	~ -30dB
1	0	1	Fault	Fault			
1	0	0	Legacy	PD (3A)	~ 0dB	~ -40dB	~ -40dB
0	1	1	Fault	Fault			
0	1	0	Fault	Fault			
0	0	1	Fault	Fault			
0	0	0	Fault	Fault			

Note 1: A legacy Standard-B plug does not have an ID pin but will be detected as legacy via the ID pin in the receptacle..

4.5 Low Power Devices using Micro-A Plug

The Low Power feature enables Sources to minimize the power they output over V_{BUS} without using the PD negotiation process. These devices utilize a captive cable ending in a Micro-A plug.

Sources that are able to detect the Low Power plug shall automatically begin an Implicit Contract equivalent to a Battery PDO (Max Voltage = *vLowPower* max, Min Voltage = *vLowPower* min, Max Power=*pLowPower* nom) and shall not transmit or respond to PD messaging or signaling while the Low Power plug is connected. Low Power

Devices (Sinks) shall be able to operate normally when powered by any voltage in the range *vLowPower* and shall not transmit USB PD messaging or signaling.

The entry process into Low Power operation is as follows:

- 1. The Source detects a Low Power Device is attached (see Table 4-2).
- 2. The Port Pair then operates on an Implicit Contract:
 - a. The Source supplies a voltage in the range *vLowPower* and at least *pLowPower* nominal
 - b. The Sink shall be able to operate on a voltage on the range *vLowPower* and shall draw no more than *pLowPower* nominal.
- 3. The Source may monitor the voltage and when it falls below *vLowPower* min reapply *vSafe5V* in an attempt to continue operating. Alternatively, the Source may not monitor V_{BUS} and when it falls to this level; both it and the Low Power Device will likely fail for lack of power.

Exit from Low Power operation occurs when the Low Power plug is detached.

Sources that are not able to detect the Low Power plug shall treat the plug as a PD micro-A plug. These sources would therefore supply *vSafe5V* constantly to a Low Power Device (Sink).

4.6 Electrical Parameters

Table 4-3 shows the parameters used in this section.

Table 4-3 Electrical Parameters

Parameter	Minimum	Nominal	Maximum	Units	Section
pLowPower		250		mW	4.5
tBitStreamDetect	100		300	ms	4.1
tBitStreamOff			100	ms	4.1
tDBDetect		10	15	S	4.1
tDBDischargeVbus			90	ms	4.1
tDBSourceOff		200	220	ms	4.1
tDeviceReady	60		90	S	4.1
tSendBitStream			95	ms	4.1
tWaitForPower	20			ms	4.1.1
vLowPower	2.5		vSafe5V max	V	4.5

Table 4-4 Electrical Timers

Timer	Parameter	Used By	Section
BitStreamDetectTimer	tBitStreamDetect	PolicyEngine	4.1, 8.3.3.6.1.5
DBDetectTimer	tDBDetect	PolicyEngine	4.1, 8.3.3.6.1.5
DBSourceOffTimer	tDBSourceOff	PolicyEngine	4.1, 8.3.3.6.1.5
DeviceReadyTimer	tDeviceReady	PolicyEngine	4.1, 8.3.3.6.1.5
WaitForPowerTimer	tWaitForPower	Policy Engine	4.1.1, 8.3.3.6.1.6

5. Physical Layer

5.1 Physical Layer Overview

The Physical Layer (PHY Layer) defines the signaling technology for USB Power Delivery. This chapter defines the electrical requirements and parameters of the PD Physical Layer required for interoperability between USB PD devices.

5.2 Physical Layer Functions

The USB PD Physical Layer consists of a pair of transmitters and receivers that communicate across a single signal wire (V_{BUS} or CC). All communication is half duplex. The PHY Layer practices collision avoidance to minimize communication errors on the channel.

The transmitter performs the following functions:

- Receive packet data from the protocol layer
- Calculate and append a CRC
- Encode the packet data including the CRC (i.e. the payload)
- Transmit the Packet (Preamble, SOP*, payload, CRC and EOP) across the channel using either
 - o A Binary Frequency Shift Keyed (BFSK) modulated carrier over V_{BUS} or
 - o Biphase Mark Coding (BMC) over CC

The receiver performs the following functions:

- For BFSK detect the modulated carrier from the channel
- Recover the clock and lock onto the Packet from the Preamble
- Detect the **SOP***
- Decode the received data including the CRC
- Detect the **EOP** and validate the CRC
 - o If the CRC is valid, deliver the packet data to the protocol layer.
 - o If the CRC is not valid, flush the received data.

5.3 Symbol Encoding

Except for the Preamble, all communications on the line shall be encoded with a line code to ensure a reasonable level of DC-balance and a suitable number of transitions. This encoding makes receiver design less complicated and allows for more variations in the receiver design.

4b5b line code shall be used. This encodes 4-bit data to 5-bit symbols for transmission and decodes 5-bit symbols to 4-bit data for consumption by the receiver.

The 4b5b code provides data encoding along with special symbols. Special symbols are used to signal *Hard Reset*, and delineate packet boundaries.

Name	4b	5b Symbol	Description
0	0000	11110	hex data 0
1	0001	01001	hex data 1
2	0010	10100	hex data 2
3	0011	10101	hex data 3
4	0100	01010	hex data 4

Table 5-1 4b5b Symbol Encoding Table


Name	4b	5b Symbol	Description
5	0101	01011	hex data 5
6	0110	01110	hex data 6
7	0111	01111	hex data 7
8	1000	10010	hex data 8
9	1001	10011	hex data 9
A	1010	10110	hex data A
В	1011	10111	hex data B
С	1100	11010	hex data C
D	1101	11011	hex data D
Е	1110	11100	hex data E
F	1111	11101	hex data F
Sync-1	K-code	11000	Startsynch #1
Sync-2	K-code	10001	Startsynch #2
RST-1	K-code	00111	Hard Reset #1
RST-2	K-code	11001	Hard Reset #2
EOP	K-code	01101	EOP End Of Packet
Reserved	Error	00000	Do Not Use
Reserved	Error	00001	Do Not Use
Reserved	Error	00010	Do Not Use
Reserved	Error	00011	Do Not Use
Reserved	Error	00100	Do Not Use
Reserved	Error	00101	Do Not Use
Sync-3	K-code	00110	Startsynch #3
Reserved	Error	01000	Do Not Use
Reserved	Error	01100	Do Not Use
Reserved	Error	10000	Do Not Use
Reserved	Error	11111	Do Not Use

5.4 Ordered Sets

Ordered sets shall be interpreted according to Figure 5-1.

An ordered set consists of 4 K-codes sent as shown in Figure 5-1.

Figure 5-1 Interpretation of ordered sets



A list of the ordered sets used by USB Power Delivery can be seen in Table 5-2. **SOP*** is a generic term used in place of **SOP/SOP'/SOP'**.

Table 5-2 Ordered Sets

Ordered Set	Section
SOP	5.6.1.2.1
SOP'	5.6.1.2.2
SOP"	5.6.1.2.3
Hard Reset	5.6.4
Cable Reset	5.6.5
SOP'_Debug	5.6.1.2.4
SOP"_Debug	5.6.1.2.5

The receiver shall search for all four K-codes and when it finds at least three in the correct place, it may interpret it as a valid ordered set (see Table 5-3).

Table 5-3 Validation of Ordered Sets

	1st code	2nd code	3rd code	4th code
Valid	Corrupt	K-code	K-code	K-code
Valid	K-code	Corrupt	K-code	K-code
Valid	K-code	K-code	Corrupt	K-code
Valid	K-code	K-code	K-code	Corrupt
Valid (perfect)	K-code	K-code	K-code	K-code
Not Valid (example)	K-code	Corrupt	K-code	Corrupt

5.5 Transmitted Bit Ordering

This section describes the order of bits on the wire that shall be used when transmitting data of varying sizes. Table 5-4 shows the different data sizes that are possible.

Figure 5-2 shows the transmission order that shall be followed.

Table 5-4 Data Size

	Unencoded	Encoded
Byte	8-bits	10-bits
Word	16-bits	20- bits
DWord	32-bits	40-bits




Figure 5-2 Transmit Order for Various Sizes of Data

5.6 Packet Format

The packet format shall consist of a Preamble, an SOP^* , (see Section 5.6.1.2), packet data including header, a CRC and an EOP (see Section 5.6.1.5). The packet format is shown in Figure 5-3 and indicates which parts of the packet shall be 4b/5b encoded. Once 4b/5b encoded, the entire Packet shall be transmitted either using BFSK over V_{BUS} or BMC over CC. Note that when using BMC the Preamble is BMC encoded.

SOP* (Start Header Byte 0 Byte 0 Preamble(training for receiver) Of Packet) EOP (End Of Byte n-1 Byte n CRC ... Packet) LEGEND: Training sequence provided by the Provided by the Physical Provided by the Protocol Physical layer, not encoded with 4b5b layer, encoded with 4b5b layer, encoded with 4b5b

Figure 5-3 USB Power Delivery Packet Format

5.6.1 Packet Framing

The transmission starts with a Preamble that is used to allow the receiver to lock onto the carrier. It is followed by a **SOP*** (Start of Packet). The packet is terminated with an **EOP** (End of Packet) K-code.

5.6.1.1 **Preamble**

The Preamble is used to achieve lock in the receiver by presenting an alternating series of "0s" and "1s", so the average frequency is the carrier frequency. Unlike the rest of the packet, the Preamble shall not be 4b/5b encoded.

The Preamble shall consist of a 64-bit sequence of alternating 0s and 1s. The Preamble shall start with a "0" and shall end with a "1".

5.6.1.2 **Start of Packet Sequences**

5.6.1.2.1 Start of Packet Sequence (SOP)

SOP is an ordered set. The **SOP** ordered set is defined as: three **Sync-1** K-codes followed by one **Sync-2** K-code (see Table 5-5).

K-code number	K-code in code table
1	Sync-1
2	Sync-1
3	Sync-1
4	Sync-2

Table 5-5 SOP ordered set

A Power Delivery Capable Provider, Provider/Consumer, Consumer or Consumer/Provider shall be able to detect and communicate with packets using *SOP*. If a valid *SOP* is not detected (see Table 5-3) then the whole transmission shall be ignored.

Sending and receiving of SOP Packets shall be limited to PD Capable DFPs and UFPs only (i.e. PD Capable Ports on PDUSB Hosts and PDUSB Devices). Cable Plugs shall neither send nor receive SOP Packets. Note that PDUSB Devices, even if they have the physical form of a cable (e.g. AMAs), are still limited to SOP Packets only.

5.6.1.2.2 Start of Packet Sequence Prime (SOP')

The SOP' ordered set is defined as: two Sync-1 K-codes followed by two Sync-3 K-codes (see Table 5-6).

K-code number	K-code in code table
1	Sync-1
2	Sync-1
3	Sync-3
4	Sync-3

Table 5-6 SOP' ordered set

A Cable Plug capable of SOP' Communications shall only detect and communicate with packets starting with SOP'.

A DFP or Source needing to communicate with a Cable Plug capable of SOP' Communications, attached between a Port Pair will be able to communicate using both packets starting with *SOP'* to communicate with the Cable Plug and starting with *SOP* to communicate with its Port Partner. The DFP or Source shall co-ordinate SOP and SOP' Communication so as to avoid collisions.

For a Cable Plug supporting SOP' Communications, if a valid *SOP*' is not detected (see Table 5-3) then the whole transmission shall be ignored. For the DFP or Source supporting SOP' Communications if a valid *SOP* or *SOP*' is not detected (see Table 5-3) then the whole transmission shall be ignored. When there is an Explicit Contract in place a UFP shall not send SOP' Packets and shall ignore all packets starting with *SOP*'. When there is no Explicit Contract or an Implicit Contract in place a Sink shall not send SOP' Packets and shall ignore all packets starting with *SOP*'.

5.6.1.2.3 Start of Packet Sequence Double Prime (SOP")

The SOP" ordered set is defined as the following sequence of K-codes: Sync-1, Sync-3, Sync-1, Sync-3 (see Table 5-7).

K-code number	K-code in code table
1	Sync-1
2	Sync-3
3	Sync-1
4	Sync-3

Table 5-7 SOP" ordered set

A Cable Plug capable of SOP" Communication, shall have a SOP' Communication capability in the other Cable Plug. No cable shall only support SOP" Communication. A Cable Plug to which SOP" Communication is assigned shall only detect and communicate with packets starting with *SOP*" and shall ignore any other packets.

A DFP needing to communicate with such a Cable Plug, attached between a Port Pair will be able to communicate using packets starting with *SOP*' and *SOP*" to communicate with the Cable Plugs and packets starting with *SOP* to communicate with its Port Partner. A DFP which supports SOP" Communication shall also support SOP' Communication and shall co-ordinate SOP* Communication so as to avoid collisions.

For the Cable Plug supporting SOP" Communication, if a valid *SOP*" is not detected (see Table 5-3) then the whole transmission shall be ignored. For the DFP if a valid *SOP** is not detected (see Table 5-3) then the whole transmission shall be ignored. A UFP shall not send SOP" Packets and shall ignore all Packets starting with *SOP*".

5.6.1.2.4 Start of Packet Sequence Prime Debug (SOP' Debug)

The *SOP'_Debug* ordered set is defined as the following sequence of K-codes: *Sync-1*, *RST-2*, *RST-2*, *Sync-3* (see Table 5-8). The usage of this Ordered Set is presently undefined.

<u> </u>		
K-code number	K-code in code table	
1	Sync-1	
2	RST-2	
3	RST-2	
4	Sync-3	

Table 5-8 SOP'_Debug ordered set

5.6.1.2.5 Start of Packet Sequence Double Prime Debug (SOP"_Debug)

The *SOP"_Debug* ordered set is defined as the following sequence of K-codes: *Sync-1*, *RST-2*, *Sync-3*, *Sync-2* (see Table 5-9). The usage of this Ordered Set is presently undefined.

Table 5-9 SOP"_Debug ordered set

K-code number	K-code in code table
1	Sync-1
2	RST-2
3	Sync-3
4	Sync-2

5.6.1.3 Packet Payload

The packet payload is delivered from the protocol layer (Section 6.2) and shall be encoded with the hex data codes from Table 5-1.

5.6.1.4 **CRC**

The CRC shall be inserted just after the payload. It is described in Section 5.6.2.

5.6.1.5 End of Packet (EOP)

The end of packet marker shall be a single *EOP* K-code as defined in Table 5-1. This shall mark the end of the CRC. After the *EOP*, the CRC-residual shall be checked. If the CRC is not good, the whole transmission shall be discarded, if it is good, the packet shall be delivered to the Protocol Layer. Note an *EOP* may be used to prematurely terminate a Packet e.g. before sending *Hard Reset* Signaling.

5.6.2 CRC

The packet header and data shall be protected by a 32-bit CRC.

CRC-32 protects the data integrity of the data payload. CRC-32 is defined as follows:

- The CRC-32 polynomial shall be = 04C1 1DB7h.
- The CRC-32 Initial value shall be = FFFF FFFFh.
- CRC-32 shall be calculated for all bytes of the payload not inclusive of any packet framing symbols (i.e. excludes the Preamble, **SOP***, **EOP**).
- CRC-32 calculation shall begin at byte 0 bit 0 and continue to bit 7 of each of the bytes of the packet.
- The remainder of CRC-32 shall be complemented.
- The residual of CRC-32 shall be C704 DD7Bh.

Note: This inversion of the CRC-32 remainder adds an offset of FFFF FFFFh that will create a constant CRC-32 residual of C704 DD7Bh at the receiver side.

Note: The CRC implementation is identical to the one used in [USB3.1].

Figure 5-4 is an illustration of CRC-32 generation. The output bit ordering shall be as detailed in Table 5-10.

Figure 5-4 CRC 32 generation




Table 5-10 CRC-32 Mapping

Result bit Position in CRC-32 Field
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13

CRC-32	Result bit Position in CRC-32 Field
19	12
20	11
21	10
22	9
23	8
24	7
25	6
26	5
27	4
28	3
29	2
30	1
31	0

The CRC-32 shall be encoded before transmission.

5.6.3 Packet Detection Errors

CRC errors, or errors detected while decoding encoded symbols using the code table, shall be treated the same way; the message shall be discarded and a *GoodCRC* message shall not be returned.

While the receiver is processing a packet, if at any time V_{BUS} becomes idle the receiver shall stop processing the packet and discard it (no *GoodCRC* message is returned). See Section 5.8.2.6.4 for the definition of BFSK idle and Section 5.8.3.6.1 for the definition of BMC idle.

5.6.4 Hard Reset

Hard Reset signaling is an ordered set of bytes sent with the purpose to be recognized by the PHY Layer. The *Hard Reset* signaling ordered set is defined as: three *RST-1* K-codes followed by one *RST-2* K-code (see Table 5-11).

 K-code number
 K-code in code table

 1
 RST-1

 2
 RST-1

 3
 RST-1

 4
 RST-2

Table 5-11 Hard Reset ordered set

A device shall perform a Hard Reset when it receives *Hard Reset* signaling. After receiving the *Hard Reset* signaling, the device shall reset as described in Section 6.7.2. If a valid *Hard Reset* is not detected (see Table 5-3) then the whole transmission shall be ignored.

A Cable Plug shall perform a Hard Reset when it detects *Hard Reset* signaling being sent between the Port Partners. After receiving the *Hard Reset* signaling, the device shall reset as described in Section 6.7.2.

The procedure for sending *Hard Reset* signaling shall be as follows:

- 1. If the PHY Layer is currently sending a message, the message shall be interrupted by sending an *EOP* K-code and the rest of the message discarded.
- 2. Wait *tInterFrameGap*.
- 3. If V_{BUS} is not idle, wait for it to become idle (see Section 5.8.2.6.4 for the definition of BFSK idle and Section 5.8.3.6.1 for the definition of BMC idle)
- 4. Send the Preamble followed by the 4 K-codes for *Hard Reset* signaling.
- 5. Disable the channel (i.e. stop sending and receiving), reset the PHY Layer and inform the Protocol Layer that the PHY Layer has been reset.
- 6. Re-enable the channel when requested by the Protocol Layer.

Figure 5-5 shows the line format of *Hard Reset* Signaling which is a Preamble followed by the *Hard Reset* Ordered Set

Figure 5-5 Line format of Hard Reset

Preamble(training for receiver)	RST-1	RST-1	RST-1	RST-2
LEGEND:				
Preamble provided by the Physical layer, not encoded with 4b5b			the Physic	

5.6.5 Cable Reset

Cable Reset signaling is an ordered set of bytes sent with the purpose to be recognized as an embedded **Control Message** to the PHY Layer. The **Cable Reset** signaling ordered set is defined as the following sequence of K-codes: **RST-1**, **Sync-1**, **RST-1**, **Sync-3** (see Table 5-12).

Table 5-12 Cable Reset ordered set

K-code number	K-code in code table
1	RST-1
2	Sync-1
3	RST-1
4	Sync-3

The *Cable Reset* Ordered Set is used to reset the Cable Plugs without the need to Hard Reset the Port Partners. The state of the Cable Plug after the *Cable Reset* signaling shall be equivalent to power cycling the Cable Plug.

Figure 5-6 shows the line format of *Cable Reset* Signaling which is a Preamble followed by the *Cable Reset* Ordered Set.

Figure 5-6 Line format of Cable Reset

Preamble(training for receiver)	RST1	Sync-1	RST-1	Sync-3

LEGEND:

Preamble provided by the Physical layer,

not encoded with 4b5b

Provided by the Physical layer, encoded with 4b5b

5.7 Collision Avoidance

The PHY Layer shall monitor the channel for data transmission and only initiate transmissions when V_{BUS} or CC is idle. If the bus idle condition is present, it shall be considered safe to start a transmission provided the conditions detailed in Section 5.8.1.4 are met. The bus idle condition shall be checked immediately prior to transmission. If transmission cannot be initiated then the packet shall be discarded. If the packet is discarded because V_{BUS} or CC is not idle, the PHY Layer shall signal to the protocol layer that it has discarded the message as soon V_{BUS} or CC becomes idle. See Section 5.8.2.6.4 for the definition of idle V_{BUS} and Section 5.8.3.6.1 for the definition of idle CC.

5.8 Physical Layer signaling schemes

5.8.1 Common Signaling Specifications

This section defines receiver and transmitter requirements which are common across different signaling schemes.

5.8.1.1 **Common Signaling Parameters**

The electrical requirements specified in Table 5-13 shall apply to both the transmitter and receiver.

Table 5-13 Common Normative Signaling Requirements

Parameter	Description	Min	Nom	Max	Units	Comment
fBitRate	Bit rate	270	300	330	Kbps	

5.8.1.2 **Common Transmitter Signaling Specifications**

Table 5-14 Common Normative Signaling Requirements for Transmitter

Parameter	Description	Min	Nom	Max	Units	Comment
pBitRate	Maximum difference between the bit-rate during the part of the packet following the Preamble and the reference bit-rate.			0.25	%	The reference bit rate is the average bit rate of the last 32 bits of the Preamble.
tInterFrameGap	Time from the end of last bit of a Frame until the start of the first bit of the next Preamble.	25			μs	

Parameter	Description	Min	Nom	Max	Units	Comment
tStartDrive	Time before the start of the first bit of the Preamble when the transmitter shall start driving the line.	-1		1	μs	

5.8.1.2.1 Bit Rate Drift

Limits on the drift in *fBitRate* are set in order to help low-complexity receiver implementations.

fBitRate is the reciprocal of the average bit duration from the previous 32 bits at a given portion of the packet. The change in fBitRate during a packet shall be less than pBitRate. The reference bit rate (refBitRate) is the average fBitRate over the last 32 bits of the Preamble. fBitRate throughout the packet, including the EOP, shall be within pBitRate of refBitRate. pBitRate is expressed as a percentage:

pBitRate = | fBitRate - refBitRate | / refBitRate x 100%

The transmitter shall have the same *pBitRate* for all packet types. The *BIST Carrier Mode 2* and Bit Stream signals are continuous signals without a payload. When checking *pBitRate* any set of 1044 bits (20 bit *SOP* followed by 1024 PRBS bits) within a continuous signal may be considered as the part of the packet following the Preamble and the 32 preceding bits considered to be the last 32 bits of the Preamble used to compute refBitRate.

5.8.1.3 **Common Receiver Signaling Specifications**


Table 5-15 Common Normative Signaling Requirements for Receiver

Parameter	Description	Min	Nom	Max	Units	Comment
nBER	Bit error rate, S/N = 25 dB			10-6		

5.8.1.4 Inter-Frame Gap

Figure 5-7 illustrates the inter-Frame gap timings.

Figure 5-7 Inter-Frame Gap Timings



The transmitter shall drive the bus for no longer than *tEndDriveBFSK* or *tEndDriveBMC* (as appropriate) after transmitting the final bit of the Frame. Detailed requirements for terminating the Frame and ceasing to drive the bus are given separately for BFSK and BMC.

Before starting to transmit the next Frame's Preamble the transmitter of the next Frame shall ensure that it waits for *tInterFrameGap* after either:

1. Transmitting the previous frame, or

- 2. Receiving the previous frame, or
- 3. Observing an idle condition on V_{BUS} or CC (see Section 5.7).

Note: the transmitter is also required to verify a bus idle condition immediately prior to starting transmission of the next Frame.

The transmitter of the next Frame may vary the start of the Preamble by *tStartDrive* (see Section 5.8.2.5.2).

See also Section 5.8.3.1 for figures detailing the timings relating to transmitting, receiving and observing idle in relating to Frames.

5.8.2 Binary Frequency Shift Keyed (BFSK) Signaling

The Binary Frequency Shift Keyed (BFSK) Signaling scheme over V_{BUS} uses a carrier of *fCarrier* modulated with the information to avoid the noise from the power supplies. Continuous Phase Binary Frequency Shift Keying (BFSK) shall be used to encode bits for transmission on the channel. In this specification, BFSK shall be understood to mean continuous phase BFSK. A signal of amplitude *vTX* shall be injected onto V_{BUS} using a carrier frequency, *fCarrier*. The following logic states shall be used:

- Logic 0 is indicated by a frequency *fCarrier fDeviation*.
- Logic 1 is indicated by a frequency *fCarrier* + *fDeviation*.

The PHY Layer functions are shown in Figure 5-8, Figure 5-9, and Figure 5-10 The PHY Layer is expected to keep power consumption low, especially when only the squelch detector is required to be active. In the active mode, where any of the functions listed above may be executed, the PHY Layer Block power consumption should be minimized. In the squelch mode, when only the squelch detector is required, the power consumption should be minimized.




Figure 5-8 Transmitter Block Diagram

Figure 5-9 Receiver Block Diagram





Figure 5-10 Channel Diagram (Cable Type Detection not shown)



5.8.2.1 Channel Overview

The channel connects two PHYs together via a single-ended serial signal. The PD signal uses USB V_{BUS} as the channel, and the system is designed to treat the V_{BUS} line in the cable as a transmission line terminated at both ends with matching impedance. The PHY Layer shall be AC coupled to V_{BUS} or be tolerant of the maximum possible DC voltage that may be present on V_{BUS} . For example, the PHY Layer may be AC coupled to V_{BUS} through a capacitor at each end. While transmitting, the Source, or Sink, shall apply an AC signal with amplitude vTX to V_{BUS} as measured between zIsolation and cAC-Coupling.

5.8.2.2 Transceiver Isolation Impedance

The Source and Sink shall place an isolation impedance between the V_{BUS} wire bulk capacitance and the V_{BUS} pin on the connector to allow the AC coupled USB Power Delivery transceiver to communicate over V_{BUS} .

The isolation impedance shall have an impedance of **zisolation** at any frequency within **fRange**. See Sections 7.1.13.1 and 7.2.9.1 for additional detail.

Note: Isolation impedance surges may occur and need to be clamped in some manner. There are many variables that could enter into the nature of the surge that are not controlled by the spec and subject to implementation. The

clamping method is therefore an implementation choice. Implementers are strongly advised to read through Appendix-C to evaluate the need for this in their implementation.

5.8.2.3 **Transceiver AC Coupling Capacitance**

The Source and Sink shall be AC coupled to V_{BUS} or be tolerant of the maximum possible DC voltage that may be present on V_{BUS} . For example, the Source and Sink may be AC coupled to V_{BUS} by placing an AC coupling capacitance cAC-Coupling between the V_{BUS} pin on the connector and the transceiver as indicated in Figure 5-10. A suggested value for cAC-Coupling in this case would be between 3nF and 10nF.

5.8.2.4 **BFSK Common Specifications**

This section defines the common receiver and transmitter requirements.

5.8.2.4.1 BFSK Common Parameters

The electrical requirements specified in Table 5-16 shall apply to both the transmitter and receiver.

Parameter Description Min Nom Max Units Comment *fCarrier* BFSK carrier frequency 22.4 23.2 24.0 MHz 600 **fDeviation** BFSK frequency deviation 450 500 kHz

Table 5-16 BFSK Common Normative Requirements

Table 5-17 BFSK Transceiver Isolation Impedance Normative Requirements

Parameter	Description	Min	Nom	Max	Units	Comment
zIsolation	Impedance Allowed	80			Ω	Measured at any frequency within <i>fRange</i> .
fRange	Range of frequencies used in communication	20.4		26	MHz	A spacing of 2MHz around <i>fCarrier</i> is allowed for the signal including FM tolerance and deviation.

One example implementation of a transceiver isolation impedance using the parameters listed in Table 5-17 is a $1\mu H$ inductor (see Appendix C).

5.8.2.5 **BFSK Transmitter Specifications**

Limits on the drift in *fCarrier*, and *fDeviation* are set in order to help low-complexity receiver implementations.

The transceiver shall terminate the V_{BUS} line with rTX while it is powered, whether it is transmitting, receiving or waiting for the squelch to close.

5.8.2.5.1 BFSK Transmitter Requirements

The requirements specified in Table 5-18 shall apply to the transmitter.

Table 5-18 BFSK Transmitter Normative Requirements

Name	Description	Min	Nom	Max	Units	Comment
pCarrierFreq	Maximum difference between the carrier-frequency during the part of the packet following the Preamble and the reference carrier-frequency.			0.2	%	The reference carrier frequency is the average carrier frequency of the last 32 bits of the Preamble.
pDevFreq	Maximum difference between the deviation frequency during the part of the packet following the Preamble and the reference deviation frequency.			1	%	The reference deviation frequency is the average deviation frequency during the last 32 bits of the Preamble.
rTX	The termination resistance and the cable impedance for test and calculation.	52	62	72	Ω	The impedance at the point between the TX block and the rTX resistor in Figure 5-10 is assumed to be 0Ω when the transceiver is powered (See also Figure 4-4).
tEndDriveBFSK	Time to cease driving the line after the end of the last bit of a Frame	0		4	μѕ	
vTX	TX voltage injected on VBUS	100	150	200	mVRMS	This is the voltage on V _{BUS} when terminated by a nominal <i>rTX</i> through a cable no longer than 250mm whose characteristic impedance matches the termination impedance.

5.8.2.5.1.1 Carrier Noise

The carrier phase noise should be considered when designing the transmitter system in order to achieve the required BER (*nBER*). The carrier phase noise can be measured while the transmitter sends a *BIST Carrier Mode 0* or *BIST Carrier Mode 1*.

5.8.2.5.1.2 Carrier-Frequency Drift

fCarrier is the carrier frequency over the previous 10 bits at a given point in the packet. The change in *fCarrier* during a packet shall be less than *pCarrierFreq*. The reference carrier frequency (refCarrierFreq) is the average *fCarrier* of the last 32 bits of the Preamble. *fCarrier* during the packet, including the *EOP*, shall be within *pCarrierFreq* of the reference carrier frequency. *pCarrierFreq* is expressed as a percentage:

pCarrierFreq = | fCarrier - refCarrierFreq| / refCarrierFreq x 100%

The transmitter shall have the same *pCarrierFreq* for all packet types. The *BIST Carrier Mode 3* signal is an example of a continuous signal without a Preamble. When checking *pCarrierFreq* any set of 1044 bits within a continuous signal may be considered as the part of the packet following the Preamble and the 32 preceding bits considered to be the last 32 bits of the Preamble used to compute refCarrierFreq.

5.8.2.5.1.3 Deviation-Frequency Drift

fDeviation is the frequency deviation during one bit at any point in the packet. The change in **fDeviation** shall be less than **pDevFreq**. The reference deviation frequency (refDevFreq) is the average **fDeviation** during the last 32 bits of the Preamble. **fDeviation** during the packet, including the **EOP**, shall be within **pDevFreq** of the reference deviation frequency. **pDevFreq** is expressed as a percentage:

pDevFreq = | fDeviation - refDevFreq | / refDevFreq x 100%

The transmitter shall have the same *fDeviation* for all packet types. The *BIST Carrier Mode 0* and *BIST Carrier Mode 1* signals are examples of continuous signals without a Preamble. When checking *pDevFreq* any set of 1044 bits within a continuous signal may be considered as the part of the packet following the Preamble and the 32 preceding bits considered to be the last 32 bits of the Preamble for computing refDevFreq.

5.8.2.5.2 Transmitter Characteristics

In order to allow for low cost and simple receivers, there is a requirement for the transmitted waveform to have a minimum of edge steepness. The transmitted waveform shall fulfill the eye diagram mask in Figure 5-11.

In Figure 5-11 the Y-axis corresponds to the nominal deviation. A continuous string of '1's will produce a constant frequency, which is designated 100% in this figure. This frequency must fulfil the relevant requirements regarding tolerances as described in Table 5-16. Similarly a continuous stream of '0's corresponds to -100% on the Y-axis. This allows for a pre-filtering of the signal used for modulation if desired but limits the amount of filtering allowed. The designer can balance the design between filtering at the baseband or the RF level as appropriate as long as all of the requirements are fulfilled.

When starting to transmit a frame the transmitter shall enable its carrier *tStartDrive* before the start of the first preamble bit. It shall stop transmitting a carrier within *tEndDriveBFSK* of the end of the last transmitted symbol.




Figure 5-11 Eye diagram of BFSK Modulation

In order to manage the noise emitted from the cables, the emitted spectrum, on V_{BUS} at the transmitting device receptacle, shall comply with the mask in Figure 5-12 when V_{BUS} is terminated by a nominal rTX at the connector through a cable no longer than 250mm whose characteristic impedance matches the termination impedance. Normal rules and regulations for noise emissions shall still be applicable.

Side lobes outside the coverage of Figure 5-12 shall be kept below the level as the figure shows.

SEL_NEGOZ 01 -15 -25 -30 -25 -30 -35 -10¹ frequency [MHz]

Figure 5-12 BFSK Transmit Spectral Mask, given in absolute terms relative to the maximum value of vTX

The corners in Figure 5-12 are specified in Table 5-19.

Frequency (MHz) **Maximum Allowed Signal Level** (dB) (mVrms) -10 < 10 (A)63.2 13 (B) to 20.8(C) -20 20 21.45(D) to 24.89 (E) 0 200 25.54(F) to 40 (G) -20 20

6.3

Table 5-19 BFSK Spectrum Mask Corners

5.8.2.6 BFSK Receiver Specifications

>40 (H)

5.8.2.6.1 BFSK Receiver Electrical Parameters

The requirements specified in Table 5-20 shall apply to the receiver (except *vSquelchDetecting*). There are two different squelch modes for the receiver. The Squelch Detection mode is used when the receiver is implementing cable-type detection following the suggested method in Section 4.4. The Squelch Operating mode is used when the receiver is watching for a packet to arrive. These two squelch modes have different required sensitivities. In the Squelch Detection mode, the receiver detects signals exceeding *vSquelchDetecting*. In the Squelch Operating mode the receiver shall meet the requirement *nBER* when the signal level exceeds *vSquelchOperating*.

-30

The input impedance of the receiver (the RX block in Figure 5-10 and Figure 4-4) is zRX. The input impedance as measured between V_{BUS} and GND is determined by rTX (see Section 5.8.2.5). The high impedance zRX is required for cable-type detection (see Section 4.4.4).

The receiver shall meet the *nBER* performance requirement in Table 5-20 when the voltage received on V_{BUS} is within the allowable range of *vRX*. Cables close to a quarter wavelength with characteristic impedance higher or lower than *rTX* may attenuate or amplify the signal level, so the allowable range of *vRX* includes margin above and below the allowable *vTX*. The ranges for *vRX* were selected to cover the variation seen in legacy cables.

Table 5-20 BFSK Receiver Normative Requirements

Name	Description	Min	Nom	Max	Units	Comment
tBitStreamComplete	The Bit Stream has stopped if the squelch has closed for tBitStreamComplete.	1		3	ms	
vRX	RX voltage received on V_{BUS}	55	150	300	mVRMS	This is the voltage on V _{BUS} (the link terminated by <i>rTX</i>). Legacy cables close to a quarter wavelength with characteristic impedance higher or lower than <i>rTX</i> may attenuate or amplify the signal level by up to 6dB. In practice, the minimum value will be the actual <i>vSquelchOperating</i> value.
vSquelchDetecting	Squelch detection sensitivity in Squelch Detection Mode	15	20	25	mVRMS	Informative only.
vSquelchOperating	Squelch detection sensitivity In Squelch Operating Mode	35		55	mVRMS	This parameter only pertains to the signal content within the frequency band of interest within <i>fRange</i> .

Name	Description	Min	Nom	Max	Units	Comment
zRX	Receiver input impedance	10			kΩ	15% tolerance, measured from V _{BUS} to GND in the band from 19 MHz to 27 MHz. Note: The input impedance as measured between V _{BUS} and GND is determined by <i>rTX</i> (see Section 5.10). The high impedance <i>zRX</i> is required for cable-type detection (see Section 4.4.4).

5.8.2.6.2 Receiver Filter Specification

The design of the receiver filter represented by the "Filter Bandpass" in Figure 5-9 is implementation specific, but shall take into account the out-of-band power-supply noise (see Sections 7.1.13.2 and 7.2.9.2).

5.8.2.6.3 Crosstalk in the cables

In order to maintain good communications, the cables shall fulfill the crosstalk requirements in Section 3.6.6.

5.8.2.6.4 Definition of Idle

For BFSK Signaling V_{BUS} shall be declared idle when the signal level is less than vSquelchOperating. The power supply noise allowed by Figure 7-5 and Figure 7-8 shall not cause the receiver to indicate the channel is busy.

5.8.2.7 **Bit Stream**

A Bit Stream transmission is defined to allow a Consumer/Provider using BFSK on a Type-B connector to detect a Provider/Consumer with a Dead Battery on a Type-A connector (see Section 4.1).

The transmitter of the Provider/Consumer that implements Dead Battery Support shall be able to transmit a Bit Stream consisting of alternating "0s" and "1s" which may be viewed as concatenating multiple Preambles as shown in Figure 5-13 (note that the last Preamble may not contain 64 bits). The PHY Layer shall continue to transmit the Bit Stream until the PD System is ready for a *Source Capabilities* message or V_{BUS} becomes *vSafe0V* (see Figure 4-1).

The Consumer/Provider's receiver shall declare a Bit Stream is detected after detecting 128 consecutive bits that match the Preamble pattern of alternating "0s" and "1s".

After the Bit Stream is detected, the receiver shall indicate that the Bit Stream has stopped when the squelch has closed (the signal level is below *vSquelchOperating*) for *tBitStreamComplete*.

Figure 5-13 Line Format of Bit Stream

Preamble1	Preamble2	PreambleN

LEGEND:


Preamble provided by the Physical layer, **not** encoded with 4b5b

5.8.3 Biphase Mark Coding (BMC) Signaling

Biphase Mark Coding (BMC) is an alternative physical layer for carrying USB Power Delivery messages. This encoding assumes a dedicated DC connection, identified as the CC wire, which is used for sending PD messages.

Biphase Mark Coding is a version of Manchester coding (see [IEC60958-1]). In BMC, there is a transition at the start of every bit time (UI) and there is a second transition in the middle of the UI when a 1 is transmitted. BMC is effectively DC balanced, (each 1 is DC balanced and two successive zeroes are DC balanced, regardless of the number of intervening 1's). It has bounded disparity (limited to 1 bit over an arbitrary packet, so a very low DC level).

Figure 5-14 illustrates Biphase Mark Coding. This example shows the transition from a Preamble to the *Sync-1* K-codes of the *SOP* Ordered Set at the start of a Message. Note that other K-codes can occur after the Preamble for Signaling such as *Hard Reset* and *Cable Reset*.



5.8.3.1 **Encoding and signaling**

BMC uses DC coupled baseband signaling on CC. Figure 5-15 shows a block diagram for a Transmitter and Figure 5-16 shows a block diagram for the corresponding Receiver.

Figure 5-15 BMC Transmitter Block Diagram





Figure 5-16 BMC Receiver Block Diagram



The USB PD baseband signal shall be driven on the CC wire with a tri-state driver that shall cause a *vSwing* swing on CC. The tri-state driver is slew rate limited (see min rise/fall time in Section 5.8.3.5) to limit coupling to D+/D- and to other signal lines in the Type-C fully featured cables (see *[USBType-C1.0]*). This slew rate limiting can be performed either with driver design or an RC filter on the driver output.

When sending the Preamble, the transmitter shall start by transmitting a low level. The receiver shall tolerate the loss of the first edge. The transmitter may vary the start of the Preamble by *tStartDrive* min (see Figure 5-17).

High Impedance (level set by Rp/Rd)

1UI → 1UI →

Figure 5-17 BMC Encoded Start of Preamble

The transmitter shall terminate the final bit of the Frame by an edge (the "trailing edge") to help ensure that the receiver clocks the final bit. If the trailing edge results in the transmitter driving CC low (i.e. the final half-UI of the frame is high), then the transmitter:

- 1. Shall continue to drive CC low for *tHoldLowBMC*.
- 2. Then shall continue to drive CC low for *tEndDriveBMC* measured from the trailing edge of the final bit of the Frame.
- 3. Then shall release CC to high impedance.

Figure 5-18 illustrates the end of a BMC encoded Frame with an encoded zero for which the final bit of the Frame is terminated by a high to low transition. Figure 5-19 illustrates the end of a BMC Encoded frame with an encoded one for which the final bit of the Frame is terminated by a high to low transition. Both figures also illustrate the *tInterFrameGap* timing requirement before the start of the next Frame when the Port has either been transmitting or receiving the previous Frame (see Section 5.8.1.4).

Figure 5-18 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with High-to-Low Last Transition





Figure 5-19 Transmitting or Receiving BMC Encoded Frame Terminated by One with High-to-Low Last Transition



If the trailing edge results in the transmitter driving CC high (i.e. the final half-UI of the frame is low), then the transmitter:

- 1. Shall continue to drive CC high for 1 UI.
- 2. Then shall drive CC low for *tHoldLowBMC*.
- 3. Then shall continue to drive CC low for *tEndDriveBMC* measured from the final edge of the final bit of the Frame.
- 4. Then shall release CC to high impedance.

Figure 5-20 illustrates the ending of a BMC encoded Frame that ends with an encoded zero for which the final bit of the Frame is terminated by a low to high transition. Figure 5-21 illustrates the ending of a BMC encoded Frame that ends with an encoded zero for which the final bit of the Frame is terminated by a low to high transition. Both figures also illustrate the *tInterFrameGap* timing requirement before the start of the next Frame when the Port has either been transmitting or receiving the previous Frame (see Section 5.8.1.4).

Figure 5-20 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with Low to High Last Transition




Figure 5-21 Transmitting or Receiving BMC Encoded Frame Terminated by One with Low to High Last Transition




Figure 5-22 illustrates the end of a BMC encoded Frame with an encoded zero for which the final bit of the Frame is terminated by a high to low transition. The figure also illustrates the *tTransitionWindow* followed *tInterFrameGap* timing requirement before the start of the next Frame, when the Port did not either transmit or receive the previous Frame and is waiting for bus idle before transmission of the next Frame (see Section 5.8.1.4).

trailing edge of final data bit

BUS becomes IDLE as less than nTransitionCount transitions in window

High Impedance (level set by Rp/Rd)

0

1UI

1UI

min tHoldLowBMC

max tEndDriveBMC

tTransitionWindow

tInterPacketGap

Figure 5-22 Waiting for idle after a BMC Encoded Frame Terminated by Zero with High-to-Low Last Transition

Note: There is no requirement to maintain a timing phase relationship between back-to-back packets.

5.8.3.2 Transmit and Receive Masks

The transmitted signal shall not violate the masks defined in Figure 5-23, Figure 5-24, Table 5-21 and Table 5-22 at the output of a load equivalent to the cable model and receiver load model described in Section 5.8.3.3. The receiver

shall be capable of receiving a signal that does not violate the masks defined in Figure 5-25 and Figure 5-26 and Table 5-23. The sign of the ground offset will not be changed during a message. Therefore, the minimum voltage swing between the high-level and the low-level of the received signal will be at least Y4Rx - Y2Rx + 250mV. The parameters are specified to be appropriate to either edge triggered or oversampling receiver implementations.

The masks are defined for 'ONE' and 'ZERO' separately as BMC enforces a transition at the midpoint of the unit interval while a 'ONE' is transmitted.

The boundaries of Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset. They are therefore larger than the boundaries of the Tx outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the Tx inner mask.

The transmitter shall have rise and fall times no faster than the minima specified in Table 5-25. The maximum limit on the rise and fall times are enforced by the Tx inner masks.




Figure 5-23 BMC Tx 'ONE' Mask

Figure 5-24 BMC Tx 'ZERO' Mask




Table 5-21 BMC Tx Mask Definition, X Values

Name	Description	Value	Units
X1Tx	Left Edge of Mask	0.015	UI
X2Tx	see figure	0.075	UI
X3Tx	see figure	0.125	UI
X4Tx	see figure	0.2	UI
X5Tx	see figure	0.375	UI
Х6Тх	see figure	0.485	UI
Х7Тх	see figure	0.515	UI
Х8Тх	see figure	0.575	UI
Х9Тх	see figure	0.625	UI
X10Tx	see figure	0.7	UI
X11Tx	see figure	0.875	UI
X12Tx	Right Edge of Mask	0.985	UI

Table 5-22 BMC Tx Mask Definition, Y Values

Name	Description	Value	Units
Y1Tx	Lower bound of Outer mask	0	V
Y2Tx	Lower bound of inner mask	0.075	V
Y3Tx	see figure	0.113	V
Y4Tx	see figure	0.225	V
Y5Tx	Inner mask vertical midpoint	0.5625	V
Y6Tx	see figure	0.9	V
Y7Тx	see figure	1.012	V
Y8Tx	see figure	1.05	V
Ү9Тх	Upper Bound of Outer mask	1.2	V

Figure 5-25 BMC Rx 'ONE' Mask




Figure 5-26 BMC Rx 'ZERO' Mask




Table 5-23 BMC Rx Mask Definition


Name	Description	Value	Units
X1Rx	Left Edge of Mask	0.07	UI
X2Rx	Top Edge of Mask	0.15	UI
X3Rx	See figure	0.35	UI
X4Rx	See figure	0.43	UI
X5Rx	See figure	0.57	UI
X6Rx	See figure	0.65	UI
X7Rx	See figure	0.85	UI
X8Rx	See figure	0.93	UI
Y1Rx	Lower bound of Outer Mask	-0.25	V
Y2Rx	Lower Bound of Inner Mask	0.43	V
Y3Rx	Center line of Inner Mask	0.55	V
Y4Rx	Upper bound of Inner mask	0.67	V

Name	Description	Value	Units
Y5Rx	Upper bound of the Outer mask	1.45	V

5.8.3.3 Transmitter Load Model

The transmitter load model for the eye mask tests and *vSwing* shall be equivalent to the circuit outlined in Figure 5-27. It is formed by the concatenation of a cable load model and a receiver load model.

Figure 5-27 Transmitter Load Model for BMC Tx



The transmitter system components rOutput and cShunt are illustrated for informative purposes, and do not form part of the transmitter load model. See Section 5.8.3.5 for a description of the transmitter system design.

The value of the modeled cable inductance, La, (in nH) shall be calculated from the following formula:

$$La = tCableDelay_{max} * zCable_{min}$$

tCableDelay is the modeled signal propagation delay through the cable, and zCable is the modeled cable impedance.

The modeled cable inductance is 640 nH for a cable with $zCable_{min} = 32 \Omega$ and $tCableDelay_{max} = 20$ nS.

The value of the modeled cable capacitance, Ca, (in pF) shall be calculated from the following formula:

$$Ca = \frac{\text{tCableDelay}_{max}}{\text{zCable}_{min}}$$

The modeled cable capacitance is Ca = 625 pF for a cable with $zCable_{min}$ = 32 Ω and $tCableDelay_{max}$ = 20 nS. Therefore, Ca/2 = 312.5 pF.

cCablePlug models the capacitance of the plug at each end of the cable. *cReceiver* models the capacitance of the receiver. The maximum values shall be used in each case.

Note: the transmitter load model assumes that there are no other return currents on the ground path.

5.8.3.4 **BMC Common specifications**

This section defines the common receiver and transmitter requirements.

5.8.3.4.1 BMC Common Parameters

The electrical requirements specified in Table 5-24 shall apply to both the transmitter and receiver.

Table 5-24 BMC Common Normative Requirements

Name	Description	Min	Nom	Max	Units	Comment
tUnitInterval ¹	Unit Interval	3.03		3.70	μs	1/fBitRate
cCablePlug ²	Capacitance for a Cable Plug			25	pF	Each plug on a cable assembly can have capacitance up to this value
tCableDelay	Signal propagation delay through the cable			20	ns	
zCable	Cable characteristic impedance on CC Wire	32		65	Ω	

Note 1: *tUnitInterval* denotes the time to transmit an unencoded data bit, not the shortest high or low times on the wire after encoding with BMC. A single data bit cell has duration of 1UI, but a data bit cell with value 1 will contain a centrally placed 01 or 10 transition in addition to the transition at the start of the cell.

Note 2: The capacitance of the bulk cable is not included in the *cCablePlug* definition. It is modeled as transmission line in both modeling and compliance processes. However *cCablePlug* does include the BMC transceiver's capacitance in the Cable Plug(s).

5.8.3.5 BMC Transmitter Specifications

The transmitter shall meet the specifications defined in Table 5-25.

Table 5-25 BMC Transmitter Normative Requirements

Name	Description	Min	Nom	Max	Units	Comment
tEndDriveBMC	Time to cease driving the line after the end of the last bit of the Frame.			23	μs	Min value is limited by tHoldLowBMC.
tFall	Fall Time	300			ns	10 % and 90 % amplitude points, minimum is under an unloaded condition.
tHoldLowBMC	Time to cease driving the line after the final high-to-low transition.	1			μs	Max value is limited by tEndDriveBMC.
tRise	Rise time	300			ns	10 % and 90 % amplitude points, minimum is under an unloaded condition.
vSwing	Voltage Swing	1.05	1.125	1.2	v	Applies to both no load condition and under the load condition specified in Section 5.8.3.3.

Name	Description	Min	Nom	Max	Units	Comment
zDriver	Transmitter output impedance	33		75	Ω	Source output impedance at the Nyquist frequency of [USB2.0] low speed (750 kHz) while the source is driving the CC line.


cReceiver is the capacitance that a DFP or UFP shall present on the CC line when the DFP or UFP's receiver is not transmitting on the line. The transmitter may have more capacitance than *cReceiver* while driving the CC line, but must meet the waveform mask requirements. Once transmission is complete, the transmitter shall disengage capacitance in excess of *cReceiver* from the CC wire within tInterFrameGap.

Source output impedance **z***Driver* is determined by the driver resistance and the shunt capacitance of the source and is hence a frequency dependent term. **z***Driver* impacts the noise ingression in the cable. It is specified such that the noise at the Receiver is bounded.

zDriver is defined by the following equation:

$$zDriver = \frac{rOutput}{1 + s * rOutput * cShunt}$$

Figure 5-28 Transmitter diagram illustrating zDriver



cShunt shall not cause a violation of *cReceiver* when not transmitting.

5.8.3.6 **BMC Receiver Specifications**

The receiver shall meet the specifications defined in Table 5-26.

Table 5-26 BMC Receiver Normative Requirements

Name	Description	Min	Nom	Max	Units	Comment
cReceiver	CC receiver capacitance	200		600	pF	The DFP or UFP system shall have capacitance within this range when not transmitting on the line.
nTransitionCount	Transitions for signal detect	3				Number of transitions to be detected to declare bus non-idle.
tRxFilter	Rx bandwidth limiting filter (digital or analog)	100			ns	Time constant of a single pole filter to limit broadband noise ingression ¹ .
tTransitionWindow	Time window for detecting non-idle	12		20	μs	

Name	Description	Min	Nom	Max	Units	Comment
zBmcRx	Receiver Input Impedance	10			МΩ	

Note 1. Broad-band noise ingression is due to coupling in the cable interconnect.

5.8.3.6.1 Definition of Idle

BMC packet collision is avoided by the detection of signal transitions at the receiver. This is the equivalent of squelch for FSK modulation. Detection is active when *nTransitionCount* transitions occur at the receiver within a time window of *tTransitionWindow*. After waiting *tTransitionWindow* without detecting *nTransitionCount* transitions the bus shall be declared idle.

Refer to Section 5.8.1.4 for details of when transmissions may start.

5.8.3.6.2 Multi-Drop

BMC signaling is suitable for use in Multi-Drop configurations containing one or two BMC Multi-Drop transceivers connected to the CC wire, for example where one or both ends of a cable contains a Multi-Drop transceiver. In this specification the location of the Multi-Drop transceiver is referred to as the Cable Plug.

Figure 5-29 below illustrates a typical Multi Drop configuration with two DRPs.




Figure 5-29 Example Multi-Drop Configuration showing two DRPs

The Multi-Drop transceiver shall obey all the electrical characteristics specified in this section except for those relating to capacitance. The maximum capacitance allowed for the Multi-Drop node when not driving the line is *cCablePlug*. There are no constraints as to the distance of the Multi-Drop transceiver from the end of the plug. The Multi-Drop transceiver(s) may be located anywhere along the cable including the plugs. The Multi-Drop transceiver suffers less from ground offset compared to the transceivers in the host or device and contributes no significant reflections.

Since sourcing VCONN is not mandated for UFPs, it is possible to have a configuration where there is no switch in the UFP as outlined in Figure 5-30. In this configuration, the capacitance on the CC line contained within the UFP shall still be within *cReceiver* except when transmitting.

DEP Voon
Cable
Connector
CablePlug
CCablePlug
CCablePlu

Figure 5-30 Example Multi-Drop Configuration showing a DFP and UFP

5.8.4 Interoperability with BFSK and BMC

In order to interoperate with systems supporting either BFSK or BMC, without requiring an adapter to convert between the two signaling systems, manufacturers may choose to support both BMC over the CC wire and BFSK over V_{BUS} on a Type-C connector. Products with Type-C connectors shall not support BFSK without supporting BMC. Note that any system utilizing the Type-C connector can see BFSK signaling on V_{BUS} when a suitable Type-A/B to Type-C adapter is used.

When both BMC and BFSK signaling schemes are supported by a [USBType-C1.0] Port:

- A Source shall first attempt to become Connected with its Port Partner, using BMC; the attempt failing when the Source enters the *PE_SRC_Disabled* state for a Source (see Section 8.3.3.2).
- If the Source cannot become Connected using BMC then the Source may attempt to become Connected with its Port Partner using BFSK over V_{BUS} (re-entering the *PE_SRC_Startup* state for a Source see Section 8.3.3.2).
- A Sink shall be able to receive, in the *PE_SNK_Wait_for_Capabilities* state (see Section 8.3.3.3), a *Source Capabilities* message sent either over the CC wire using BMC or over V_{BUS} using BFSK.
- The Sink, after the *SinkWaitCapTimer* has timed out in the *PE_SNK_Wait_for_Capabilities* state (see Section 8.3.3.3), shall issue *Hard Reset* signaling over both BMC and BFSK.
- Once the Port Partners are Connected they shall continue to use the same signaling scheme, either BMC or BFSK, until a
 Detach or Hard Reset occurs.
- If either Port Partner issues Hard Reset signaling it shall issue Hard Reset signaling over both BMC and BFSK.

A Source or DFP may communicate using BMC with a Cable Plug regardless of the signaling scheme currently being used with its Port Partner.

5.9 Built in Self-Test (BIST)


5.9.1 BIST PRBS Pattern

The generator polynomial for the PRBS-8 pattern shall be $x^8 + x^6 + x^5 + x^4 + 1$.

Figure 5-31 shows an example implementation of the PRBS-generator and checker.

The preloaded pattern shall be "all ones" i.e. all 8 bits in the shift register shall be set to "1". The pattern shall be preloaded when the request to enter test mode is given or received.

Figure 5-31 Example implementation of the BIST generator and checker



In BIST Transmit or Receiver Test Frames are constructed as shown in Figure 5-32 with a test pattern as defined in Section 5.9.1. Note that the Test Frame does not include an *EOP*. At least *nBISTConfidence* of these Test Frames shall be sent/received without error (see Section 5.9.1.1).

Figure 5-32 Test Frame

Preamble(training for receiver) SOP* (Start Of Packet)	PRBS-data 1024 bits
LEGEND:	
Preamble, not encoded Provided by the Physical	Provided by the Physical layer, not

encoded with 4b5b - 1024 bits

The PRBS data shall be continued without change in the PRBS generator between Test Frames. If the payloads from all Test Frames were concatenated the resulting stream shall look like it was generated directly by the BIST generator.

layer, encoded with 4b5b

The Test Frame shall have a fixed length and the only other signaling that shall be recognized in the test mode is the *Hard Reset* signaling, which shall be used to exit the test mode.

Since the payload length (*nBISTPayload*) and the BIST pattern cycle length are relatively prime, every pattern will eventually appear in every position providing a test of all pattern related weaknesses.

5.9.1.1 **Test Frame Transmission**

with 4b5b

The number of bits transferred needed to demonstrate the required *nBER* (see Table 5-27) at a 99% confidence level is 4.61x10⁶ (see *[Maxim37]*). To reach this level of confidence, a minimum of *nBISTConfidence* Test Frames shall be transmitted. To end the test sequence, *Hard Reset* signaling shall be sent.

If errors are detected more bits shall be sent, see [Maxim37]). The number of Test Frames versus the number of allowable error is given in Table 5-27.

Table 5-27 Allowable Bit Errors vs. Number of Test Frames

N (number of allowable errors)	Minimum number of Test Frames required for Confidence level 99%
0	4502
1	6483
2	8209
3	9810
4	11333
5	12802
6	14230
7	15625
8	16995
10	19673
15	26117
20	32328
30	44337

5.9.1.2 **Error Counters**

The UUT shall maintain a count of errors detected *BISTErrorCounter* (see Section 6.6.5). The number of errors shall be compared to the number of errors expected from the number of sent bits and the allowed error rate. Typical testing would take place at each supported voltage and in the presence of an acceptable noise level.

5.9.2 BIST Carrier Mode 0

In **BIST Carrier Mode 0**, the Physical Layer shall send out a continuous string of "0"s. This produces a continuous frequency that will allow measurement of **fCarrier - fDeviation**.

5.9.3 BIST Carrier Mode 1

In **BIST Carrier Mode 1**, the Physical Layer shall send out a continuous string of "1"s. This produces a continuous frequency that will allow measurement of **fCarrier** + **fDeviation**.

5.9.4 BIST Carrier Mode 2

In *BIST Carrier Mode 2*, the Physical Layer shall send out a continuous string of alternating "1"s and "0"s. This enables the measurement of power supply noise and frequency drift.

5.9.5 BIST Carrier Mode 3

In *BIST Carrier Mode 3*, the Physical Layer shall send out a continuous string of sixteen "1"s, followed by sixteen "0"s, followed by sixteen "1"s, etc. This enables the measurement of *fCarrier*.

5.9.6 BIST Eye Pattern

In *BIST Eye Pattern*, the Physical Layer shall send out a continuous string of bits in accordance with Section 5.9.1. This produces a signal that will allow measurement of the eye pattern and of the spectrum mask.

5.9.7 BIST Test Data

A *BIST Test Data* Message is used by the Tester to send various Tester generated test patterns to the UUT in order to test the UUT's receiver.

Figure 5-33 shows the Test Data Frame which shall be sent by the Tester to the UUT. The **BIST** message, with a **BIST Test Data** Data Object consists of a Preamble, followed by **SOP***, followed by the Header with a data length of 7 data objects, followed by the BIST Request Object containing a **BIST Test Data** Data Object, followed by 6 data objects containing Test data, followed by the CRC and then an **EOP**.

Figure 5-33 Test Data Frame

Preamble(training for receiver)	SOP* (Start Of Packet)	Header Data Objects = 7	BIST Test Data Object	Test Data 192 bits •••
			•	
		•••		CRC EOP (End Of Packet)

LEGEND:

Preamble, **not** encoded with 4b5b

Provided by the Physical layer, encoded with 4b5b

Provided by the Protocol layer, encoded with 4b5b

5.9.8 BIST Parameters

Table 5-28 BIST Parameters

Parameter	Description	Min	Nom	Max	Units	Comment
nBISTConfidence	Number of Test Frames to transmit in order to reach 99% confidence level	4502			Frames	
nBISTPayload	Number of bits in a BIST Test Frame payload	1024		1024	Bits	

5.9.9 BIST Test Applicability

Table 5-29 shows the BIST Modes which shall be supported, depending on the signaling scheme (BMC or BFSK) supported by a device.

Table 5-29 BIST Mode support

Test	BFSK	ВМС	Comment
BIST Receiver Mode	$\sqrt{}$		
BIST Transmit Mode			
BIST Eye Pattern	√		
BIST Carrier Mode 0			
BIST Carrier Mode 1			

Test	BFSK	ВМС	Comment
BIST Carrier Mode 2	$\sqrt{}$	$\sqrt{}$	
BIST Carrier Mode 3	$\sqrt{}$		
BIST Test Data	$\sqrt{}$	√	

6. Protocol Layer

6.1 Overview

This chapter describes the requirements of the USB Power Delivery Specification's protocol layer including:

- Details of how messages are constructed and used
- Use of timers and timeout values
- Use of message and retry counters
- Reset operation
- Error handling
- State behavior

Refer to Section 2.5 for an overview of the theory of operation of USB Power Delivery.

6.2 Messages


This specification defines two types of messages:

- *Control Messages* that are short and used to manage the message flow between Port Partners or to exchange messages that require no additional data. *Control Messages* are 16 bits in length.
- **Data Messages** that are used to exchange information between a pair of Port Partners. Data Messages range from 48 to 240 bits in length. There are three types of **Data Messages**:
 - o Those used to expose capabilities and negotiate power
 - Those used for the BIST
 - o Those that are Vendor Defined

6.2.1 Message Construction

All messages shall be composed of a header and a variable length (including zero) data portion. A message either originates in the Protocol Layer and is passed to the Physical Layer, or it is received by the Physical Layer and is passed to the Protocol Layer.

Figure 6-1 High Level Message Structure



6.2.1.1 Message Header

Every message shall start with a 16-bit header, as defined in Figure 6-1. The header contains the basic information used by the Physical Layer to send the message to its Port Partner. The header may be used standalone as a *Control Message* when the *Number of Data Objects* field is zero or as the first part of a *Data Message* when the *Number of Data Objects* field is non-zero.

Table 6-1 Message Header

Bit(s)	Signaling	Field Name	Notes
15	N/A	Reserved	Shall be set to 0
1412	SOP*	Number of Data Objects	See Section 6.2.1.2
119	SOP*	MessageID	See Section 6.2.1.3
8	SOP only	Port Power Role	See Section 6.2.1.4
	SOP'/SOP"	Cable Plug	See Section 6.2.1.7
76	SOP*	Specification Revision	See Section 6.2.1.5
5	SOP only	Port Data Role	See Section 6.2.1.6
	SOP'/SOP"	Reserved	Shall be set to 0
4	N/A	Reserved	Shall be set to 0
30	SOP*	Message Type	See Section 6.2.1.8

6.2.1.2 **Number of Data Objects**

The 3-bit *Number of Data Objects* field shall indicate the number of 32-bit Data Objects that follow the header. When this field is zero the message is a *Control Message* and when it is non-zero, the message is a *Data Message*.

The *Number of Data Objects* field shall apply to all SOP* Packet types.

6.2.1.3 MessageID

The 3-bit **MessageID** field is the value generated by a rolling counter maintained by the originator of the message. The **MessageIDCounter** shall be initialized to zero at power-on as a result of a Soft Reset, or a Hard Reset. The **MessageIDCounter** shall be incremented when a message is successfully received as indicated by receipt of a **GoodCRC** message. Note: during BIST, when sending Test Frames, the **MessageID** is not incremented by the sender and is ignored by the receiver.

The *MessageID* field shall apply to all SOP* Packet types.

6.2.1.4 Port Power Role

The 1-bit *Port Power Role* field shall indicate the current power role of the Port:

- 0b Sink
- 1b Source

Messages, such as *Ping*, and *GotoMin*, that are only ever sent by a Source, shall always have the *Port Power Role* field set to Source. Similarly messages such as *Request* that are only ever sent by a Sink shall always have the *Port Power Role* field set to Sink.

During the Power Role Swap Sequence, for the initial Source Port, the *Port Power Role* field shall be set to Sink in the *PS_RDY* message indicating that the initial Source's power supply is turned off (see Figure 8-6 and Figure 8-7).

During the Power Role Swap Sequence, for the initial Sink Port, the *Port Power Role* field shall be set to Source for messages initiated by the Policy Engine after receiving the *PS_RDY* message from the initial Source (see Figure 8-6 and Figure 8-7).

Note that the *GoodCRC* message sent by the initial Sink in response to the *PS_RDY* message from the initial Source will have its *Port Power Role* field set to Sink since this is initiated by the Protocol Layer. Subsequent messages initiated by the Policy Engine, such as the *PS_RDY* message sent to indicate that V_{BUS} is ready, will have the *Port Power Role* field set to Source.

The Port Power Role field shall only be defined for SOP Packets.

6.2.1.5 **Specification Revision**

The 2-bit *Specification Revision* field shall indicate the revision of the Power Delivery Specification supported by the Device.

- 00b -Revision 1.0
- 01b –Revision 2.0
- 10b 11b Reserved

On receipt of a message header with a higher revision number than that supported, a Port shall respond using the highest revision number it supports.

The *Specification Revision* field shall apply to all SOP* Packet types.

6.2.1.6 Port Data Role

The 1-bit *Port Data Role* field shall indicate the current data role of the Port:

- 0b UFP
- 1b DFP

The *Port Data Role* field shall only be defined for SOP Packets. For all other SOP* Packets the *Port Data Role* field is Reserved and shall be set to zero.

6.2.1.7 Cable Plug

The 1-bit *Cable Plug* field shall indicate whether this message originated from a Cable Plug:

- 0b message originated from a DFP or UFP
- 1b message originated from a Cable Plug

The Cable Plug field shall only apply to SOP' and SOP" Packet types.

6.2.1.8 Message Type

The 4-bit *Message Type* field shall indicate the type of message being sent. To fully decode the *Message Type*, the *Number of Data Objects* field is first examined to determine whether the message is a *Control Message* or a *Data Message*. Then the specific *Message Type* can be found in

Table 6-2 (Control Message) or Table 6-3 (Data Message).

The *Message Type* field shall apply to all SOP* Packet types.

6.3 Control Message

A message is defined as a Control Message when the *Number of Data Objects* field in the header is set to 0. The Control Message consists only of a Message Header and a CRC. The Protocol Layer originates the Control Messages (i.e. *Accept* message, *Reject* message etc.).

The Control Message types are specified in the Header's *Message Type* field (bits 3...0) and are summarized in Table 6-2. The Sent by column indicates entities which may send the given message (Source, Sink or Cable Plug); entities not listed shall not issue the corresponding message. The Valid Signaling column indicates the messages which shall only be issued in SOP Packets and the messages which may be issued in SOP* Packets.

Table 6-2 Control Message Types

Bits 30	Message Type	Sent by	Description	Valid Signaling
0000	Reserved	N/A	All values not explicitly defined are reserved and shall not be used.	
0001	GoodCRC	Source, Sink or Cable Plug	See Section 6.3.1.	SOP*
0010	GotoMin	Source only	See Section 6.3.2.	SOP only
0011	Accept	Source, Sink or Cable Plug	See Section 6.3.3.	SOP*
0100	Reject	Source or Sink	See Section 6.3.4.	SOP only
0101	Ping	Source only	See Section 6.3.5.	SOP*
0110	PS_RDY	Source or Sink	See Section 6.3.6.	SOP only
0111	Get_Source_Cap	Source or Sink	See Section 6.3.7.	SOP only
1000	Get_Sink_Cap	Source or Sink	See Section 6.3.8.	SOP only
1001	DR_Swap	Source or Sink	See Section 6.3.9	SOP only
1010	PR_Swap	Source or Sink	See Section 6.3.10.	SOP only
1011	VCONN_Swap	DFP	See Section 6.3.11	SOP only
1100	Wait	Source or Sink	See Section 6.3.12	SOP only
1101	Soft Reset	Source or Sink	See Section 6.3.13.	SOP*
1110- 1111	Reserved	N/A	All values not explicitly defined are reserved and shall not be used.	

6.3.1 GoodCRC Message

The *GoodCRC* message shall be sent by the receiver to acknowledge that the previous message was correctly received (i.e. had a good CRC). The *GoodCRC* message shall return the message's *MessageID* so the transmitter can determine that the correct message is being acknowledged. The first bit of the *GoodCRC* message shall be returned within *tTransmit* after receipt of the last bit of the previous message.

BIST does not send the *GoodCRC* message during the data stream (see Section 6.4.2.11).

6.3.2 GotoMin Message

The *GotoMin* message applies only to those Sinks that have requested power with the GiveBack capable flag set in the Sink Request Data Object.

It is a directive to the Sink Port to reduce its operating power level to the amount specified in the Minimum Operating Current field of its latest Sink Request Data Object.

The GotoMin process is designed to allow the Source to temporarily reallocate power to meet a short term requirement. For example, a Source may reduce a Sink's power consumption for 10-20 seconds to allow another Sink (e.g. an HDD to spin up).

The Source sends this message as a means to harvest power in order to meet a request for power that it cannot otherwise meet. The Device Policy Manager determines which Port or ports will receive the message.

The Sink shall respond to a *GotoMin* message by reducing its power consumption to less than or equal to the prenegotiated value (Minimum Operating Current) within *tSnkNewPower* time.

The Source sends a *GotoMin* message as a shortcut in the power negotiation process since the Source and Sink have already made a Contract with respect to the power to be returned. In essence, the Source does not have to advertise its Capabilities and the Sink does not have to make a Request based on them. The Source simply sends the *GotoMin* message in place of the *Accept* message normally sent during the power negotiation process (see step 19 in Figure 8-5). The power negotiation process then completes from this point in the normal manner with the Source sending a *PS_RDY* message once the power supply transition is complete. The steps of the GotoMin process are fully described in Figure 8-6.

The Source shall return power to the Sink(s) it has 'borrowed' from using the GotoMin mechanism before it can allocate any 'new' power to other devices.

6.3.3 Accept Message

The *Accept* message is a valid response in the following cases:

- It shall be sent by the Source to signal the Sink that the Source is willing to meet the *Request* message.
- It shall be sent by the recipient of the *PR_Swap* message to signal that it is willing to do a Power Role Swap and has begun the Power Role Swap sequence.
- It shall be sent by the recipient of the *DR_Swap* message to signal that it is willing to do a Data Role Swap and has begun the Data Role Swap sequence.
- It shall be sent by the recipient of the *VCONN_Swap* message to signal that it is willing to do a VCONN Swap and has begun the VCONN Swap sequence.
- It shall be sent by the recipient of the *Soft Reset* Message to indicate that it has completed its Soft Reset.

The *Accept* message shall be sent within *tReceiverResponse* of the receipt of the last bit of the message (see Section 6.5.3).

6.3.4 Reject Message

The *Reject* message is a valid response in the following cases:

- It shall be sent to signal the Sink that the Source is unable to meet the *Request* message. This may be due an invalid request or because the Source can no longer provide what it previously advertised.
- It shall be sent by the recipient of a *PR_Swap* message to indicate it is unable to do a Power Role Swap at this time.
- It shall be sent by the recipient of a *DR_Swap* message to indicate it is unable to do a Data Role Swap at this time.
- It shall be sent by the recipient of a *VCONN_Swap* message to indicate it is unable to do a VCONN Swap at this time.
- It shall be sent by a Source without Dual-Role capability in response to a *Get_Sink_Cap* message.
- It shall be sent by a Sink without Dual-Role capability in response to a *Get Source Cap* message.

The *Reject* message shall be sent within *tReceiverResponse* of the receipt of the last bit of message (see Section 6.5.3).

6.3.5 Ping Message

6.3.5.1 Pings on Type-A and Type-B connectors

The *Ping* message is used on Type-A and Type-B connectors to determine the continued presence of the Sink when no other messaging is taking place (see Figure 8-39 in Section 8.3). The *Ping* message is sent periodically, every *tSourceActivity*, by the Source to the Sink.

Once a Contract is established Sources shall periodically send the *Ping* message every *tSourceActivity* after the last message has been sent/received except when:

- The system is not operating in USB Power Delivery mode (i.e. in standard [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] operation).
- A Provider or Provider/Consumer is operating as a Source at **vSafe5V** in the **PE_SRC_Ready** state (i.e. power negotiation has already taken place see Section 8.3.3.2.6).

6.3.5.2 **Pings on Type-C Connectors**

Type-C connectors have an alternative mechanism to determine Sink presence so when the Port Partners are both connected using Type-C connectors the *Ping* message is not necessary. A Sink using a Type-C connector shall not expect to receive *Ping* messages but shall not treat *Ping* messages as an error if they are received.

6.3.6 PS_RDY Message

The **PS_RDY** message shall be sent by the Source (or by both the new Sink and new Source during the Power Role Swap sequence) to indicate its power supply has reached the desired operating condition. See Section 8.3.2.3 or Section 8.3.2.7.1.2 for examples of use.

6.3.7 Get_Source_Cap Message

The *Get_Source_Cap* (Get Source Capabilities) message may be sent by a Port to request the Source Capabilities and Dual-Role capability of its Port Partner (e.g. Dual-Role capable). The Port shall respond by returning a *Source Capabilities* message (see Section 6.4.1.1.1). A Sink Port, without Dual-Role capability, shall return a *Reject* message.

6.3.8 Get_Sink_Cap Message

The *Get_Sink_Cap* (Get Sink Capabilities) message may be sent by a Port to request the Sink Capabilities and Dual-Role capability of its Port Partner (e.g. Dual-Role capable). The Port shall respond by returning a *Sink Capabilities* message (see Section 6.4.1.1.2). A Source Port, without Dual-Role capability, shall return a *Reject* message.

6.3.9 DR_Swap Message

The DR_Swap message is used to exchange DFP and UFP operation between Port Partners both utilizing Type-C connectors while maintaining the direction of power flow over V_{BUS} . The DFP is the USB Host; the UFP is the USB Device.

[USBType-C1.0] DRPs shall have the capability to perform a Data Role Swap from the PE_SRC_Ready or PE_SNK_Ready states. A Data Role Swap shall be regarded in the same way as a cable detach/reattach in relation to any USB communication which is ongoing between the Port Partners and all active Modes shall be exited. The Source of V_{BUS} and V_{CONN} shall remain unchanged as well as the R_p/R_d resistors on the CC wire during the Data Role Swap process.

The *DR_Swap* message may be sent by either Port Partner. The recipient of the *DR_Swap* message shall respond by sending an *Accept* message, *Reject* message or *Wait* message.

- If an *Accept* message is sent, the Source and Sink shall exchange operational roles.
- If a *Reject* message is sent, the requester is informed that the recipient is unable, or unwilling, to do a Data Role Swap and no action shall be taken.
- If a *Wait* message is sent, the requester is informed that a Data Role Swap might be possible in the future but that no immediate action shall be taken.

After a successful Data Role Swap the DFP/Host shall become the UFP/Device and vice-versa; the new DFP shall have its *Port Data Role* bit set to DFP, and the new UFP shall have its *Port Data Role* bit set to UFP. Where USB Communication is supported by both Port Partners a USB data connection should be established according to the new data roles.

If the Data Role Swap is not successful, in order to attempt a re-establishment of the connection on the CC Wire, Type-C error recovery actions, such as disconnect, as defined in [USBType-C1.0] will be necessary.

See Sections 8.3.2.8.2, 8.3.3.6.2.1 and 8.3.3.6.2.2 for further details.

6.3.10 PR Swap Message

The *PR_Swap* message may be sent by either Port Partner to request an exchange of power roles. The recipient of the message shall respond by sending an *Accept* message, *Reject* message or *Wait* message.

- If an *Accept* message is sent, the Source and Sink shall do a Power Role Swap.
- If a *Reject* message is sent, the requester is informed that the recipient is unable, or unwilling, to do a Power Role Swap and no action shall be taken.
- If a *Wait* message is sent, the requester is informed that a Power Role Swap might be possible in the future but that no immediate action shall be taken.

After a successful Power Role Swap the Port Partners shall reset their respective Protocol Layers (equivalent to a Soft Reset): resetting their *MessageIDCounter*, *RetryCounter* and Protocol Layer state machines before attempting to establish an Explicit Contract. At this point the Source shall also reset its *CapsCounter*.

For Type-C Ports the Source shall have R_p asserted on the CC wire and the Sink shall have R_d asserted on the CC wire. When performing a Power Role Swap from Source to Sink, a Type-C Port shall change is CC Wire resistor from R_p to R_d . When performing a Power Role Swap from Sink to Source, a Type-C Port shall change is CC Wire resistor from R_d to R_p . The DFP (Host), UFP (Device) roles and Source of VCONN shall remain unchanged during the Power Role Swap process.

For more information regarding the Power Role Swap, refer to Sections 7.3.9 and 7.3.10 in the Power Supply chapter, Sections 8.3.2.7.1, 8.3.2.8.1, 8.3.3.6.3.1 and 8.3.3.6.3.2 in the Device Policy chapter and Section 9.1.2 for V_{BUS} mapping to USB states.

6.3.11 VCONN_Swap Message

The *VCONN_Swap* message may only be sent by the DFP to request an exchange of VCONN power sources. The UFP shall respond by sending an *Accept* message, *Reject* message or *Wait* message.

- If an *Accept* message is sent, the VCONN source and sink shall do a VCONN Swap. The new VCONN source shall send a *PS_RDY* message within *tVCONNSourceOn* to indicate that it now sourcing VCONN. The initial VCONN source shall cease sourcing VCONN within *tVCONNSourceOff* of receipt of the last bit of the *EOP* of the *PS_RDY* message.
- If a *Reject* message is sent, the requester is informed that the recipient is unable, or unwilling, to do a VCONN Swap and no action shall be taken.
- If a *Wait* message is sent, the requester is informed that a VCONN Swap might be possible in the future but that no immediate action shall be taken.

The DFP (Host), UFP (Device) roles and Source of V_{BUS} shall remain unchanged as well as the R_p/R_d resistors on the CC wire during the VCONN Swap process.

Note: VCONN shall be continually sourced during the VCONN Swap process in order to maintain power to the Cable Plug(s) i.e. make before break.

6.3.12 Wait Message

The *Wait* message is a valid response to a *Request*, a *PR_Swap* or *DR_Swap* message.

- It shall be sent to signal the Sink that the Source is unable to meet the request at this time.
- It shall be sent by the recipient of a *PR_Swap* message to indicate it is unable to do a Power Role Swap at this time.
- It shall be sent by the recipient of a **DR_Swap** message to indicate it is unable to do a Data Role Swap at this time.
- It shall be sent by the UFP on receiving a *VCONN_Swap* message to indicate it is unable to do a VCONN Swap at this time.

The *Wait* message shall be sent within *tReceiverResponse* of the receipt of the last bit of the message (see Section 6.5.3).

6.3.12.1 Wait in response to a Request Message

The *Wait* message is used by the Source when a Sink that has reserved power, requests it. The *Wait* message allows the Source time to recover the power it requires to meet the request through the GotoMin process.

The Sink is allowed to repeat the *Request* message using the *SinkRequestTimer* to ensure that there is *tSinkRequest* between requests.

6.3.12.2 Wait in response to a PR Swap Message

The *Wait* message is used when responding to a *PR_Swap* message to indicate that a Power Role Swap might be possible in the future. This can occur in any case where the device receiving the *PR_Swap* message needs to evaluate the request further e.g. by requesting Capabilities from the originator of the *PR_Swap* message. Once it has completed this evaluation one of the Port Partners should initiate the Power Role Swap process again by sending a *PR_Swap* message.

The *Wait* message is also used where a Hub is operating in intrusive mode or in hybrid mode when a request cannot be satisfied (see Section 9.4.5). In this case the Hub shall send a *Wait* message in response to a *PR_Swap* message from its Port Partner. Once the System Policy Manager has completed its evaluation of the request the Hub should initiate the Power Role Swap process again by sending a *PR_Swap* message.

6.3.12.3 Wait in response to a DR_Swap Message

The *Wait* message is used when responding to a *DR_Swap* message to indicate that a Date Role Swap might be possible in the future. This can occur in any case where the device receiving the *DR_Swap* message needs to evaluate the request further. Once it has completed this evaluation one of the Port Partners should initiate the Data Role Swap process again by sending a *DR_Swap* message.

6.3.12.4 Wait in response to a VCONN_Swap Message

The *Wait* message is used by the UFP when responding to a *VCONN_Swap* message to indicate that a VCONN Swap might be possible in the future. This can occur in any case where the UFP receiving the *VCONN_Swap* message needs to evaluate the request further. DFP should initiate the VCONN Swap process again at a future time by resending a *VCONN_Swap* message.

6.3.13 Soft Reset Message

A **Soft Reset** message may be initiated by either the Source or Sink to its Port Partner requesting a Soft Reset. The **Soft Reset** message shall cause a Soft Reset of the connected Port Pair (see Section 6.7.1). If the **Soft Reset** message fails a Hard Reset shall be initiated within **tHardReset** of the **CRCReceiveTimer** expiring.

A *Soft Reset* message is used to recover from Protocol Layer errors; putting the message counters to a known state in order to regain message synchronization. The *Soft Reset* message has no effect on the Source or Sink; that is the previously negotiated direction. Voltage and current remain unchanged. Modal Operation is unaffected by Soft Reset.

A **Soft Reset** message may be sent by either the Source or Sink when there is a message synchronization error. If the error is not corrected by the Soft Reset, **Hard Reset** signaling shall be issued (see Section 6.7).

A **Soft Reset** message shall be targeted at a specific entity depending on the type of SOP* Packet used. **Soft Reset** messages sent using SOP Packets shall Soft Reset the Port Partner only. **Soft Reset** messages sent using SOP'/SOP" Packets shall Soft Reset the corresponding Cable Plug only.

If, after a Power or Data Role Swap, a different Port starts to communicate with a given Cable Plug, the Cable Plug's Protocol Layer needs to be reset in order to ensure *MessageID* synchronization. If the Source or DFP wants to communicate with a Cable Plug using SOP' Packets it shall issue a *Soft Reset* message using a SOP' Packet in order to reset the Cable Plug's Protocol Layer. If the Source or DFP wants to communicate with a Cable Plug using SOP' Packets it shall issue a *Soft Reset* message using a SOP' Packet in order to reset the Cable Plug's Protocol Layer.

6.4 Data Message

A Data Message shall consist of a message header and be followed by one or more Data Objects. Data Messages are easily identifiable because the *Number of Data Objects* field in the header is a non-zero value.

There are four types of Data Objects:

- Power Data Object (PDO) used to expose a Source Port's power capabilities or a Sink's power requirements
- Request Data Object (RDO) used by a Sink Port to negotiate a Contract

- BIST Data Object (BDO) used for PHY Layer compliance testing
- Vendor Defined Data Object (VDO) used to convey vendor specific information

The type of Data Object being used in a Data Message is defined by the Message Header's *Message Type* field and is summarized in Table 6-3. The Sent by column indicates entities which may send the given message (Source, Sink or Cable Plug); entities not listed shall not issue the corresponding message. The Valid Signaling column indicates the messages which shall only be issued in SOP Packets and the messages which may be issued in SOP* Packets.

Valid **Bits Type** Sent by **Description Signaling** 3..0 0000 All values not explicitly defined are Reserved reserved and shall not be used. 0001 Source Capabilities Source or Dual-See Section 6.4.1.2 SOP only Role operating as Sink 0010 Request Sink only See Section 6.4.2 SOP only 0011 **BIST** Source or Sink See Section 6.4.3 SOP* 0100 Sink Capabilities Dual-Role See Section 6.4.1.3 SOP only 0101-Reserved All values not explicitly defined are 1110 reserved and shall not be used. 1111 **Vendor Defined** Source. Sink or See Section 6.4.4 SOP* Cable Plug

Table 6-3 Data Message Types

6.4.1 Capabilities Message

A Capabilities message (*Source Capabilities* message or *Sink Capabilities* message) shall have at least one Power Data Object for *vSafe5V*. The Capabilities message shall also contain the sending Port's information followed by up to 6 additional Power Data Objects. Power Data Objects in a Capabilities message shall be sent in the following order:

- 1. The *vSafe5V* Fixed Supply Object shall always be the first object.
- 2. The remaining Fixed Supply Objects, if present, shall be sent in voltage order; lowest to highest.
- 3. The Battery Supply Objects, if present shall be sent in Minimum Voltage order; lowest to highest.
- 4. The Variable Supply (non-battery) Objects, if present, shall be sent in Minimum Voltage order; lowest to highest.

Figure 6-2 Example Capabilities Message with 2 Power Data Objects

Header	Object1 Object2
No. of Data Objects = 2	Object Cobject2

In Figure 6-2, the *Number of Data Objects* field is 2: *vSafe5V* plus one other voltage.

Power Data Objects (PDO) are identified by the Header's Type field. They are used to form *Source Capabilities* messages and *Sink Capabilities* messages.

There are three types of Power Data Objects. They contain additional information beyond that encoded in the Header to identify each of the three types of Power Data Objects:

- Fixed Supply is the most commonly used to expose well regulated fixed voltage power supplies.
- Variable power supply is used to expose very poorly regulated power supplies.
- Battery is used to expose batteries than can be directly connected to V_{BUS}.

Power Data Objects are also used to expose additional capabilities that may be utilized; such as in the case of a Power Role Swap.

A list of one or more Power Data Objects shall be sent by the Source in order to convey its capabilities. The Sink may then request one of these capabilities by returning a Request Data Object that contains an index to a Power Data Object, in order to negotiate a mutually agreeable Contract.

The Source and Sink shall not negotiate a power level that would allow the current to exceed the maximum current supported by their receptacles or the attached plug (see Section 3.1.1 and *[USBType-C1.0]*). The Source shall limit its offered capabilities to the maximum current supported by its receptacle and attached plug. A Sink with a Type-A or a Type-B receptacle shall limit its requested capabilities to the maximum current supported by its receptacle and attached plug. A Sink with a Type-C receptacle may make a request from any of the capabilities offered by the Source. For further details see Section 4.4.

Sources expose their power capabilities by sending a *Source Capabilities* message. Sinks expose their power requirements by sending a *Sink Capabilities* message. Both are composed of a number of 32-bit Power Data Objects (see Table 6-4).

Bit(s)	Description		
B3130	Value	Parameter	
	00b	Fixed supply (Vmin = Vmax)	
	01b	Battery	
	10b	Variable Supply (non-battery)	
	11b	Reserved	
B290	Specific Power Capabilities are described by the PDOs in the following sections.		

Table 6-4 Power Data Object

6.4.1.1 Use of the Capabilities Message

6.4.1.1.1 Use by Sources

Sources send a **Source Capabilities** message (see Section 6.4.1) either as part of advertising Port capabilities, or in response to a **Get_Source_Cap** message.

Following a Hard Reset, a power-on event or plug insertion event, a Source Port shall send a *Source Capabilities* message after every *SourceCapabilityTimer* timeout as an advertisement that shall be interpreted by the Sink Port on attachment. The Source shall continue sending a minimum of *nCapsCount Source Capabilities* messages until a *GoodCRC* message is received.

Additionally, a *Source Capabilities* message shall only be sent in the following cases:

- By the Source Port upon a change in its ability to supply power
- By a Source Port or Dual-Role Port in response to a Get_Source_Cap message

6.4.1.1.2 Use by Sinks

Sinks send a Sink Capabilities message (see Section 6.4.1.3) in response to a Get_Sink_Cap message.

A USB Power Delivery capable Sink, upon detecting **vSafe5V** on V_{BUS} and after a **SinkWaitCapTimer** timeout without seeing a **Source Capabilities** message, shall send a Hard Reset. If the attached Source is USB Power Delivery capable, it responds by sending **Source Capabilities** messages thus allowing power negotiations to begin.

6.4.1.1.3 Use by Dual-Role devices

Dual-Role devices send a *Source Capabilities* message (see Section 6.4.1) as part of advertising Port capabilities when operating in Source role. Dual-Role devices send a *Source Capabilities* message (see Section 6.4.1) in response to a *Get_Source_Cap* message regardless of their present operating role. Similarly Dual-Role devices send a *Sink Capabilities* message (see Section 6.4.1.3) in response to a *Get_Sink_Cap* message regardless of their present operating role.

6.4.1.2 **Source Capabilities Message**

A Source Port shall report its capabilities in a series of 32-bit Power Data Objects (see Table 6-4) as part of a **Source Capabilities** message (see Figure 6-2). Power Data Objects are used to convey a Source Port's capabilities to provide power including Dual-Role ports presently operating as a Sink.

Each Power Data Object shall describe a specific Source capability such as a battery (e.g. 2.8-4.1V) or a fixed power supply (e.g. 12V) at a maximum allowable current. The *Number of Data Objects* field in the header shall define the number of Power Data Objects that follow the Header in a Data Message. All Sources shall minimally offer one Power Data Object that reports *vSafe5V*.

A Sink shall evaluate every *Source Capabilities* message it receives and shall respond with a *Request* message. If its power consumption exceeds the Source's capabilities it shall re-negotiate so as not to exceed the Source's most recently advertised capabilities.

6.4.1.2.1 Management of the Power Reserve

A Power Reserve may be allocated to a Sink when it makes a request from Source Capabilities which includes a Maximum Operating Current/Power. The size of the Power Reserve for a particular Sink is calculated as the difference between its Maximum Operating Current/Power field and its Operating Current/Power field. For a Hub with multiple ports this same Power Reserve may be shared between several Sinks. The Power Reserve may also be temporarily used by a Sink which has indicated it can give back power by setting the GiveBack flag.

Where a Power Reserve has been allocated to a Sink the Source shall indicate the Power Reserve as part of every **Source Capabilities** message it sends. When the same Power Reserve is shared between several Sinks the Source shall indicate the Power Reserve as part of every **Source Capabilities** message it sends to every Sink. Every time a Source sends capabilities including the Power Reserve capability and then accepts a request from a Sink including the Power Reserve indicated by its Maximum operating Current/Power it is confirming that the Power Reserve is part of the Explicit Contract with the Sink.

When the Reserve is being temporarily used by a giveback capable Sink the Source shall indicate the Power Reserve as available in every *Source Capabilities* message it sends. However in this situation, when the Power Reserve is requested by a Sink, the Source shall return a *Wait* message while it retrieves this power using a *GotoMin* message. Once the additional power has been retrieved the Source shall send a new *Source Capabilities* message in order to trigger a new request from the Sink requesting the Power Reserve.

The Power Reserve may be de-allocated by the Source at any time, but the de-allocation shall be indicated to the Sink or Sinks using the Power Reserve by sending a new *Source Capabilities* message.

6.4.1.2.2 Receipt of Unexpected Source Capabilities Message

When a Provider/Consumer Port that is operating as a Source receives an unexpected *Source Capabilities* message (e.g. one not in response to a *Get_Source_Cap* message), it shall silently remove *vSafe5V* from V_{BUS} within *tPSSourceOff* of receiving the *Source Capabilities* message *EOP*.

Table 6-5 shows the behavior of various combinations of some of the Port types.

Table 6-5 Port to Port Behavior

Port 1	Port 2	Description
Provider/Consumer	Provider/Consumer	Either Port 1 or Port 2 will remove V_{BUS} depending on which sends its Capabilities first.
Provider/Consumer	Provider	Port 1 will silently remove <i>vSafe5V</i> from V _{BUS}
Provider	Provider	Safe operation (see Section 7.1.8).
Provider/Consumer	Legacy host	Safe operation (see Section 7.1.8).
Consumer/Provider	Consumer/Provider	Undefined.
Legacy host	Legacy host	Outside scope of this specification

6.4.1.2.3 Source Fixed Supply Power Data Object

Table 6-6 describes the Fixed Supply (00b) PDO. See Chapter 7 for the electrical requirements of the power supply.

Since all USB Providers support *vSafe5V*, the required *vSafe5V* Fixed Supply Power Data Object is also used to convey additional information that is returned in bits 29 through 25. All other Fixed Supply Power Data Objects shall set bits 29...22 to zero.

For a Source offering no capabilities, the Voltage (B19..10) shall be set to 5V and the Maximum Current shall be set to 0mA. This is used in cases such as a Dual-Role device which offers no capabilities in its default role or when external power is required in order to offer power.

When a Source wants a Sink, consuming power from V_{BUS} , to go to its lowest power state, the Voltage (B19..10) shall be set to 5V and the Maximum Current shall be set to 0mA. This is used in cases where the Source wants the Sink to draw pSnkSusp.

Table 6-6 Fixed Supply PDO - Source

Bit(s)	Description
B3130	Fixed supply
B29	Dual-Role Power
B28	USB Suspend Supported
B27	Externally Powered
B26	USB Communications Capable
B25	Data Role Swap
B2422	Reserved – shall be set to zero.
B2120	Peak Current
B1910	Voltage in 50mV units
В90	Maximum Current in 10mA units

6.4.1.2.3.1 Dual-Role Power

The Dual-Role Power bit shall be set when the Port is Dual-Role Power capable i.e. supports the *PR_Swap* message. This is a static capability which shall remain fixed for a given device.

6.4.1.2.3.2 USB Suspend Supported

Prior to a Contract, this flag is undefined and Sinks shall follow the rules for suspend as defined in [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2]. After a Contract has been negotiated:

- If the USB Suspend Supported flag is set, then the Sink shall follow the **[USB2.0]** or **[USB3.1]** rules for suspend and resume. A PDUSB Peripheral may draw up to **pSnkSusp** during suspend; a PDUSB Hub may draw up to **pHubSusp** during suspend (see Section 7.2.4).
- If the USB Suspend Supported flag is cleared, then the Sink shall ignore the [USB2.0] or [USB3.1] rules for suspend and may continue to draw the negotiated power. Note that when USB is suspended, the USB device state is also suspended.

Sinks may indicate to the Source that they would prefer to have the USB Suspend Supported flag cleared by setting the No USB Suspend flag in a *Request* message (see Section 6.4.2.5).

6.4.1.2.3.3 Externally Powered

The Externally Powered bit shall only be set when an AC "wall" supply is providing 100% of the Source's power.

This means that either:

- There is an AC supply, e.g. a wall wart, directly connected to the Source.
- Or, in the case of a PDUSB Hub:
 - o The Hub is receiving 100% of its power from a PD Source with its Externally Powered bit set.
 - The Hub is receiving 100% of its power from multiple PD Sources all with their Externally Powered bits set.

6.4.1.2.3.4 USB Communications Capable

The USB Communications Capable bit shall only be set for devices capable of communication over the USB data lines (e.g. D+/- or SS Tx/Rx).

6.4.1.2.3.5 Data Role Swap

The Data Role Swap bit shall be set when the Port is a Type-C DRP (see [USBType-C1.0]) and supports the DR_Swap message. This is a static capability which shall remain fixed for a given device.

6.4.1.2.3.6 Peak Current

The USB Power Delivery Fixed Supply is only required to deliver the amount of current requested in the Operating Current (Ioc) field of an RDO. In some usages however, for example computer systems, where there are short bursts of activity, it may be desirable to overload the power source for short periods.

For example when a computer system tries to maintain average power consumption, the higher the peak current, the longer the low current (see Section 7.2.8) period needed to maintain such average power. The Peak Current field allows a power source to advertise this additional capability. This capability is intended for direct Port to Port connections only and shall not be offered to downstream Sinks via a Hub.

Every Fixed Supply PDO shall contain a Peak Current field. Supplies that want to offer a set of overload capabilities shall advertise this through the Peak Current field in the corresponding Fixed Supply PDO (see Table 6-7). Supplies that do not support an overload capability shall set these bits to 00b in the corresponding Fixed Supply PDO.

Table 6-7 Fixed Power Source Peak Current Capability

Bits 2120	Description		
00	Peak current equals Ioc (default)		
01	Overload Capabilities:		
	1. Peak current equals 150% $I_{0\text{C}}$ for 1ms @ 5% duty cycle (low current equals 97% $I_{0\text{C}}$ for 19ms)		
	2. Peak current equals 125% $I_{0\text{C}}$ for 2ms @ 10% duty cycle (low current equals 97% $I_{0\text{C}}$ for 18ms)		
	3. Peak current equals 110% $I_{0\text{C}}$ for 10ms @ 50% duty cycle (low current equals 90% $I_{0\text{C}}$ for 10ms)		
10	Overload Capabilities:		
	1. Peak current equals 200% $I_{0\text{C}}$ for 1ms @ 5% duty cycle (low current equals 95% $I_{0\text{C}}$ for 19ms)		
	2. Peak current equals 150% $I_{0\text{C}}$ for 2ms @ 10% duty cycle (low current equals 94% $I_{0\text{C}}$ for 18ms)		
	3. Peak current equals 125% $I_{\rm 0C}$ for 10ms @ 50% duty cycle (low current equals 75% $I_{\rm 0C}$ for 10ms)		
11	Overload Capabilities:		
	1. Peak current equals 200% $I_{0\text{C}}$ for 1ms @ 5% duty cycle (low current equals 95% $I_{0\text{C}}$ for 19ms)		
	2. Peak current equals 175% $I_{0\text{C}}$ for 2ms @ 10% duty cycle (low current equals 92% $I_{0\text{C}}$ for 18ms)		
	3. Peak current equals 150% $I_{0\text{C}}$ for 10ms @ 50% duty cycle (low current equals 50% $I_{0\text{C}}$ for 10ms)		

6.4.1.2.4 Variable Supply (non-battery) Power Data Object

Table 6-9 describes a Variable Supply (non-battery) (10b) PDO for a Source. See Section 7 for the electrical requirements of the power supply.

The voltage fields shall define the range that output voltage shall fall within. This does not indicate the voltage that will actually be supplied, except it shall fall within that range.

Table 6-8 Variable Supply (non-battery) PDO - Source

Bit(s)	Description	
B3130	Variable Supply (non-battery)	
B2920	Maximum Voltage in 50mV units	
B1910	Minimum Voltage in 50mV units	
B90	Maximum Current in 10mA units	

6.4.1.2.5 Battery Supply Power Data Object

Table 6-9 describes a Battery (01b) PDO for a Source. See Chapter 7 for the electrical requirements of the power supply.

The voltage fields shall represent the battery's voltage range. The battery shall be capable of supplying the Power value over the entire voltage range. Note, only the Battery PDO uses power instead of current.

The Sink may monitor the battery voltage.

Table 6-9 Battery Supply PDO - Source

Bit(s)	Description	
B3130	Battery	
B2920	Maximum Voltage in 50mV units	
B1910	Minimum Voltage in 50mV units	
B90	Maximum Allowable Power in 250mW units	

6.4.1.3 **Sink Capabilities Message**

A Sink Port shall report power levels it is able to operate at in a series of 32-bit Power Data Objects (see Table 6-4). These are returned as part of a *Sink Capabilities* message in response to a *Get_Sink_Cap* message (see Figure 6-2). This is similar to that used for Source Port capabilities with equivalent Power Data Objects for Fixed, Variable and Battery Supplies as defined in this section. Power Data Objects are used to convey the Sink Port's operational power requirements including Dual-Role ports presently operating as a Source.

Each Power Data Object shall describe a specific Sink operational power level, such as a battery (e.g. 2.8-4.1V) or a fixed power supply (e.g. 12V). The *Number of Data Objects* field in the header shall define the number of Power Data Objects that follow the Header in a Data Message.

All Sinks shall minimally offer one Power Data Object with a power level at which the Sink can operate.

All Sinks shall include one Power Data Object that reports *vSafe5V* even if they require additional power to operate fully. In the case where additional power is required for full operation the Higher Capability bit shall be set.

6.4.1.3.1 Sink Fixed Supply Power Data Object

Table 6-6 describes the Sink Fixed Supply (00b) PDO. See Chapter 7 for the electrical requirements of the power supply. The Sink shall set Voltage to its required voltage and Operational Current to its required operating current. Required operating current is defined as the amount of current a given device needs to be functional. This value could be the maximum current the Sink will ever require or could be sufficient to operate the Sink in one of its modes of operation.

Since all USB Consumers support *vSafe5V*, the required *vSafe5V* Fixed Supply Power Data Object is also used to convey additional information that is returned in bits 29 through 20. All other Fixed Supply Power Data Objects shall set bits 29...20 to zero.

For a Sink requiring no power from the Source, the Voltage (B19..10) shall be set to 5V and the Operational Current shall be set to 0mA.

Table 6-10 Fixed Supply PDO - Sink

Bit(s)	Description
B3130	Fixed supply
B29	Dual-Role Power
B28	Higher Capability
B27	Externally Powered
B26	USB Communications Capable
B25	Data Role Swap
B2420	Reserved – shall be set to zero.
B1910	Voltage in 50mV units
B90	Operational Current in 10mA units

6.4.1.3.1.1 Dual-Role Power

The Dual-Role bit shall be set when the Port is Dual-Role Power capable i.e. supports the *PR_Swap* message. This is a static capability which shall remain fixed for a given device.

6.4.1.3.1.2 Higher Capability

In the case that the Sink needs more than *vSafe5V* (e.g. 12V) to provide full functionality, then the Higher Capability bit shall be set.

6.4.1.3.1.3 Externally Powered

The Externally Powered bit shall only be set when an AC "wall" supply is providing 100% of the Sink's power.

This means that either:

- There is an AC supply, e.g. a wall wart, directly connected to the Sink.
- Or, in the case of a PDUSB Hub:
 - o The Hub is receiving 100% of its power from a PD Source with its Externally Powered bit set.
 - The Hub is receiving 100% of its power from multiple PD Sources all with their Externally Powered bits set.

6.4.1.3.1.4 USB Communications Capable

The USB Communications Capable bit shall only be set for devices capable of communication over the USB data lines (e.g. D+/- or SS Tx/Rx).

6.4.1.3.1.5 Data Role Swap

The Data Role Swap bit shall be set when the Port is a Type-C DRP (see [USBType-C1.0]) and supports the DR_Swap message. This is a static capability which shall remain fixed for a given device.

6.4.1.3.2 Variable Supply (non-battery) Power Data Object

Table 6-11 describes a Variable Supply (non-battery) (10b) PDO used by a Sink. See Section 7 for the electrical requirements of the power supply.

The voltage fields shall be set to the output voltage range that the Sink requires to operate. The Operational Current field shall be set to the operational current that the Sink requires at the given voltage range. Required operating current is defined as the amount of current a given device needs to be functional. This value could be the maximum current the Sink will ever require or could be sufficient to operate the Sink in one of its modes of operation.

Table 6-11	Variable	Supply ((non-battery)	PDO - Sink

Bit(s)	Description	
B3130	Variable Supply (non-battery)	
B2920	Maximum Voltage in 50mV units	
B1910	Minimum Voltage in 50mV units	
B90	Operational Current in 10mA units	

6.4.1.3.3 Battery Supply Power Data Object

Table 6-12 describes a Battery (01b) PDO used by a Sink. See Chapter 7 for the electrical requirements of the power supply.

The voltage fields shall be set to the output voltage range that the Sink requires to operate. The Operational Power field shall be set to the operational power that the Sink requires at the given voltage range. Note, only the Battery PDO uses power instead of current. Required operating power is defined as the amount of power a given device needs to

be functional. This value could be the maximum power the Sink will ever require or could be sufficient to operate the Sink in one of its modes of operation.

Table 6-12 Battery Supply PDO - Sink

Bit(s)	Description	
B3130	Battery	
B2920	Maximum Voltage in 50mV units	
B1910	Minimum Voltage in 50mV units	
B90	Operational Power in 250mW units	

6.4.2 Request Message

A *Request* message shall be sent by a Sink to request power, typically during the request phase of a power negotiation. The Request Data Object shall be returned by the Sink making a request for power. It shall be sent in response to the most recent *Source Capabilities* message (see Section 8.3.2.3). A *Request* message shall return one and only one Sink Request Data Object that shall identify the Power Data Object being requested.

The *Request* message includes the requested power level. For example, if the *Source Capabilities* message includes a Fixed Supply PDO that offers 12V @ 1.5A and if the Sink only wants 12V @ 0.5A, it will set the Operating Current field to 50 (i.e. 10mA * 50 = 0.5A). The *Request* message requests the highest current the Sink will ever require in the Maximum Operating Current Field (in this example it would be 100 (100 * 10mA = 1.0A)).

The request takes one of two forms depending on the kind of power requested. The Fixed Power Data Object and Variable Power Data Object share a common format (see Table 6-13 and Table 6-14). The Battery Power Data Object uses a different format (see Table 6-15 and Table 6-16).

Table 6-13 Fixed and Variable Request Data Object

Bits	Description	
B31	Reserved – shall be set to zero	
B3028	Object position (000b is reserved)	
B27	GiveBack flag = 0	
B26	Capability Mismatch	
B25	USB Communications Capable	
B24	No USB Suspend	
B2320	Reserved - shall be set to zero.	
B1910	Operating current in 10mA units	
B90	Maximum Operating Current 10mA units	

Table 6-14 Fixed and Variable Request Data Object with GiveBack Support

Bits	Description	
B31	Reserved – shall be set to zero	
B3028	Object position (000b is reserved)	
B27	GiveBack flag =1	
B26	Capability Mismatch	
B25	USB Communications Capable	

Bits	Description
B24	No USB Suspend
B2320	Reserved - shall be set to zero.
B1910	Operating Current in 10mA units
B90	Minimum Operating Current 10mA units

Table 6-15 Battery Request Data Object

Bits	Description
B31	Reserved – shall be set to zero
B3028	Object position (000b is reserved)
B27	GiveBackFlag = 0
B26	Capability Mismatch
B25	USB Communications Capable
B24	No USB Suspend
B2320	Reserved - shall be set to zero.
B1910	Operating Power in 250mW units
B90	Maximum Operating Power in 250mW units

Table 6-16 Battery Request Data Object with GiveBack Support

Bits	Description	
B31	Reserved – shall be set to zero	
B3028	Object position (000b is reserved)	
B27	GiveBackFlag = 1	
B26	Capability Mismatch	
B25	USB Communications Capable	
B24	No USB Suspend	
B2320	Reserved - shall be set to zero.	
B1910	Operating Power in 250mW units	
B90	Minimum Operating Power in 250mW units	

6.4.2.1 **Object Position**

The value in the Object Position field shall indicate which object in the *Source Capabilities* message the RDO refers. The value 1 always indicates the 5V Fixed Supply PDO as it is the first object following the *Source Capabilities* message header. The number 2 refers to the next PDO and so forth.

6.4.2.2 **GiveBack Flag**

The GiveBack flag shall be set to indicate that the Sink will respond to a *GotoMin* message by reducing its load to the Minimum Operating Current. It will typically be used by a USB Device while charging its battery because a short interruption of the charge will have minimal impact on the user and will allow the Source to manage its load better.

6.4.2.3 **Capability Mismatch**

A Capability Mismatch occurs when the Sink cannot satisfy its power requirements from the capabilities offered by the Source. In this case the Sink shall make a valid request from the offered capabilities and shall set the Capability Mismatch bit (see Section 8.2.5.2).

When a Sink returns a Request Data Object in response to advertised capabilities with this bit set, it indicates that the Sink wants power that the Source cannot provide. This may be due to either a voltage that is not available or the amount of available current. At this point the Source can use the information in the *Request* message combined with the contents of the *Sink Capabilities* message to ascertain the Voltage and Current required by the Sink for full operation.

In this context a valid *Request* message means the following:

- The Object position field shall contain a reference to an object in the last received *Source Capabilities* message.
- The Operating Current/Power field shall contain a value which is less than or equal to the maximum current/power offered in the *Source Capabilities* message.
- If the GiveBack flag is set to zero i.e. there is a Maximum Operating Current/Power field:
 - o If the Capability Mismatch bit is set to one
 - The Maximum Operating Current/Power field may contain a value larger than the maximum current/power offered in the *Source Capabilities* message's PDO as referenced by the Object position field. This enables the Sink to indicate that it requires more current/power than is being offered. If the Sink requires a different voltage this will be indicated by its *Sink Capabilities* message.
 - o Else if the Capability Mismatch bit is set to zero
 - The Maximum Operating Current/Power field shall contain a value less than or equal to the
 maximum current/power offered in the *Source Capabilities* message's PDO as referenced by the
 Object position field.
- Else if the GiveBack flag is set to one i.e. there is a Minimum Operating Current/Power field:
 - The Minimum Operating Current/Power field shall contain a value less than or equal to the Operating Current/Power field.

6.4.2.4 **USB Communications Capable**

The USB Communications Capable flag shall be set to one when the Sink has USB data lines and is capable of communicating using either <code>[USB2.0]</code> or <code>[USB3.1]</code> protocols. The USB Communications Capable flag shall be set to zero when the Sink does not have USB data lines or is otherwise incapable of communicating using either <code>[USB2.0]</code> or <code>[USB3.1]</code> protocols. This is used by the Source to determine operation in certain cases such as USB suspend. If the USB Communications Capable flag has been set to zero by a Sink then the Source needs to be aware that USB Suspend rules cannot be observed by the Sink.

6.4.2.5 No USB Suspend

The No USB Suspend flag may be set by the Sink to indicate to the Source that this device is requesting to continue its Contract during USB Suspend. Sinks setting this flag typically have functionality that can use power for purposes other than USB communication e.g. for charging a battery.

The Source uses this flag to evaluate whether it should re-issue the *Source Capabilities* message with the USB Suspend flag cleared.

6.4.2.6 **Operating Current**

The Operating Current field in the Request Data Object shall be set to the actual amount of current the Sink needs to operate at a given time. A new Request message, with an updated Operating Current value, shall be issued whenever the Sink's power needs change e.g. from Maximum Operating Current down to a lower current level. In conjunction with the Maximum Operating Current field or Minimum Operating Current field, it provides the Source with additional information that allows it to better manage the distribution of its power. This field shall apply to the Fixed and Variable RDO.

6.4.2.7 **Maximum Operating Current**

The Maximum Operating Current field in the Request message shall be set to the highest current the Sink will ever require. The difference between the Operating Current and Maximum Operating Current fields (when the GiveBack Flag is cleared) is used by the Device Policy Manager in the Source to calculate the size of the Power Reserve to be maintained (see Section 8.2.5.1). The Operating Current value shall be less than or equal to the Maximum Operating Current value.

When the Capabilities Mismatch bit is set to zero the requested Maximum Operating Current shall be less than or equal to the current in the offered Source Capabilities since the Source will need to reserve this power for future use. The Maximum Operating Current field shall continue to be set to the highest current needed in order to maintain the allocation of the Power Reserve. If Maximum Operating Current is requested when the Power Reserve is being used by a GotoMin capable device then the resulting message will be a *Wait* message to enable the Source to reclaim the additional current (see Sections 6.3.12.1 and 8.2.5.1).

When the Capabilities Mismatch bit is set to one the requested Maximum Operating Current may be greater than the current in the offered Source Capabilities since the Source will need this information to ascertain the Sink's actual needs.

See Section 6.4.2.3 for more details of the usage of the Capabilities Mismatch bit.

This field shall apply to the Fixed and Variable RDO.

6.4.2.8 **Minimum Operating Current**

The Minimum Operating Current field in the Request message shall be set to the lowest current the Sink requires to maintain operation. The difference between the Operating Current and Minimum Operating Current fields (when the GiveBack Flag is set) is used by the Device Policy Manager to calculate the amount of power which can be reclaimed using a *GotoMin* message. The Operating Current value shall be greater than or equal to the Minimum Operating Current value.

This field shall apply to the Fixed and Variable RDO.

6.4.2.9 **Operating Power**

The Operating Power field in the Request Data Object shall be set to the actual amount of power the Sink wants at this time. In conjunction with the Maximum Operating Power field, it provides the Source with additional information that allows it to better manage the distribution of its power.

This field shall apply to the Battery RDO.

6.4.2.10 Maximum Operating Power

The Maximum Operating Power field in the Request message shall be set to the highest power the Sink will ever require. This allows a Source with a power supply shared amongst multiple ports to intelligently distribute power.

When the Capabilities Mismatch bit is set to zero the requested Maximum Operating Power shall be less than or equal to the power in the offered Source Capabilities since the Source will need to reserve this power for future use. The Maximum Operating Power field shall continue to be set to the highest power needed in order to maintain the allocation of the Power Reserve. If Maximum Operating Power is requested when the Power Reserve is being used by a GotoMin capable device then the resulting message will be a *Wait* message to enable the Source to reclaim the additional power (see Sections 6.3.12.1 and 8.2.5.1).

When the Capabilities Mismatch bit is set to one the requested Maximum Operating Power may be greater than the current in the offered Source Capabilities since the Source will need this information to ascertain the Sink's actual needs

See Section 6.4.2.3 for more details of the usage of the Capabilities Mismatch bit.

This field shall apply to the Battery RDO.

6.4.2.11 Minimum Operating Power

The Minimum Operating Power field in the Request message shall be set to the lowest current the Sink requires to maintain operation. When combined with the Operating Power, it gives a Source with a power supply shared amongst multiple ports information about how much power it can temporarily get back so it can to intelligently distribute power.

This field shall apply to the Battery RDO.

6.4.3 BIST Message

The *BIST* message is sent to request the Port to enter a Physical Layer test mode that performs one of the following functions:

- Enter the receiver mode which does the following:
 - o Zero accumulated BISTErrorCounter
 - o Process a series of BIST Test Frames and compare the received data to the expected data pattern
 - o Count the number of errors received and add to the BISTErrorCounter
- Enter a transmit mode to send BIST Test Frames to the Tester
- Return **BISTErrorCounter** to the Tester

The message format is as follows:

Figure 6-3 BIST Message

Header	BIST Request
No. of Data Objects = 1 or 7	Object

All ports shall be able to be a Unit Under Test (UUT) only when operating at *vSafe5V*. BIST Modes to be supported are defined in Section 5.9.9. For each supported BIST Mode the following operations shall be implemented based on the reception of the appropriate *BIST* message Data Object (see Table 6-17):

- Process reception of a *BIST Receiver Mode* Data Object
- Process reception of a *BIST Transmit Mode* Data Object
- Generate a *Returned BIST Counters* Data Object response within a *BIST* message in response to each received
 Test Frame.
- Process reception of a *BIST Carrier Mode 0* Data Object that shall result in the generation of the appropriate carrier signal
- Process reception of a BIST Carrier Mode 1 Data Object that shall result in the generation of the appropriate carrier signal
- Process reception of a *BIST Carrier Mode 2* Data Object that shall result in the generation of the appropriate carrier signal.
- Process reception of a *BIST Carrier Mode 3* Data Object that shall result in the generation of the appropriate carrier signal.
- Process reception of a BIST Eye Pattern Data Object that shall result in the generation of the appropriate carrier signal
- Process reception of a *BIST Test Data* Data Object that shall result in the message being ignored.

It is optional for a Port to take on the role of a Tester. All Ports shall support the defined BIST Modes listed in this Section 6.4.3.

It is anticipated that dedicated Testers will exist. Those testers may not be required to implement a local receiver test. However, a Tester shall always be able to complete the operations required when a *BIST* message with Data Object *BIST Transmit Mode* is sent by the Tester.

The usage model of the PHY Layer BIST modes generally assumes that some controlling agent will request a test of its Port Partner. A UUT Port minimally has to process a request to enter test mode and return error counters. A Tester

Port shall have a means to place the UUT Port into receiver test mode and retrieve the error counters from the UUT. A Port, that is not part of a Tester, is not expected to be the initiator of a receiver test operation, but is not precluded from doing so.

In Section 8.3.2.8.3 there is a sequence description of the test sequences used for compliance testing.

The fields in the BIST Data Object are defined in the Table 6-17.

Table 6-17 BIST Data Object

Bit(s)	Value	Parameter	Description	Reference
B3128	0000b	BIST Receiver Mode	Requests receiver to enter BIST Receiver Mode	See Section 6.4.3.1
	0001b	BIST Transmit Mode	Requests receiver to enter BIST Transmit Mode	See Section 6.4.3.2
	0010b	Returned BIST Counters	Returned error counters	See Section 6.4.3.3
	0011b	BIST Carrier Mode 0	Requests transmitter to enter BIST Carrier Mode 0	See Section 6.4.3.4
	0100b	BIST Carrier Mode 1	Requests transmitter to enter BIST Carrier Mode 1	See Section 6.4.3.5
	0101b	BIST Carrier Mode 2	Request Transmitter to enter BIST Carrier Mode 2	See Section 6.4.3.6
	0110b	BIST Carrier Mode 3	Request Transmitter to enter BIST Carrier Mode 3	See Section 6.4.3.7
	0111b	BIST Eye Pattern	Requests transmitter to enter BIST Eye Pattern.	See Section 6.4.3.8
	1000b	BIST Test Data	Sends a Test Data Frame.	See Section 6.4.3.9
	1001b- 1111b		All values not explicitly defined are reserved and shall not be used.	
B2716			Reserved and shall be set to zero.	
B150		16-bit unsigned integer	When Request Type is <i>Returned BIST Counters</i> , this field shall contain the contents of <i>BISTErrorCounter</i> otherwise it shall be set to zero.	See Section 6.4.3.3

Note 1: BIST messages shall be ignored unless V_{BUS} is at vSafe5V and an Explicit Contract is in place.

6.4.3.1 BIST Receiver Mode

This operation shall be used to initiate a UUT remote receiver test by sending a **BIST** message containing a **BIST** Receiver Mode BIST Data Object.

On receiving the request, the UUT shall zero its *BISTErrorCounter* and both the Tester and the UUT shall preload their PRBS generator with the designated pattern (see Section 5.9.1).

The receiver (UUT) shall acknowledge the **BIST** message with a **GoodCRC** message.

The UUT enters BIST Receiver Mode after the *BIST* message has been received (see Section 6.5.9.1). At this time the UUT shall be able to receive a Test Frame from the Tester and to respond appropriately with a *BIST* message with a

Data Object of *Returned BIST Counters* (see Section 6.5.2). After reception of the first Test Frame, further Test Frames are sent at a rate determined by the Tester.

The test shall be ended by sending *Hard Reset* signaling to reset the UUT.

6.4.3.2 **BIST Transmit Mode**

Loopback mode is not possible so BIST Transmit Mode shall be used to request a UUT transmitter test by sending a **BIST** message containing a **BIST Transmit Mode** BIST Data Object.

Before initiating the request the Tester shall zero its *BISTErrorCounter* and preload the PRBS generator with the designated pattern (see Section 5.9.1). On receiving the request the UUT shall preload the PRBS generator with the designated pattern (see Section 5.9.1).

The receiver in the UUT shall acknowledge the **BIST** message with a **GoodCRC** message. The UUT enters BIST Transmit Mode after the **BIST** message has been received (see Section 6.5.9.1). The UUT shall start transmitting the first Test Frame no later than **tBISTMode** max of the last bit of the **EOP** of the **BIST** message used to initiate the test is received by the Physical Layer. Each subsequent Test Frame shall be started:

- Either on reception of a *BIST* message, with a *Returned BIST Counters* Data Object or
- On expiry of the **BISTReceiveErrorTimer** and
- No later than tBISTResponse after the first bit of the Preamble of the previous Test Frame has been transmitted on V_{BUS} by the Physical Layer.

The Tester shall preload its PRBS checker with the designated pattern and start counting errors. After receiving a suitable number of Test Frames, the Tester shall freeze its error counter. The UUT shall be reset by sending *Hard Reset* signaling instead of a *BIST* message.

6.4.3.3 Returned BIST Counters

The *BIST* message, with a *Returned BIST Counters* Data Object, shall contain the error counters obtained during the receiver test. During BIST, when sending Test Frames, the *MessageID* of the *BIST* message, with a *Returned BIST Counters* Data Object shall be ignored.

6.4.3.4 BIST Carrier Mode 0

Upon receipt of a *BIST* message, with a *BIST Carrier Mode 0* Data Object, the UUT shall send out a continuous string of "0"s. This produces a continuous frequency that will allow measurement of *fCarrier - fDeviation*.

The UUT shall be reset by an out of band mechanism to exit this mode (e.g. removing power).

6.4.3.5 **BIST Carrier Mode 1**

Upon receipt of a *BIST* message, with a *BIST Carrier Mode 1* Data Object, the UUT shall send out a continuous string of "1"s. This produces a continuous frequency that will allow measurement of *fCarrier + fDeviation*.

The UUT shall be reset by an out of band mechanism to exit this mode (e.g. removing power).

6.4.3.6 **BIST Carrier Mode 2**

Upon receipt of a *BIST* message, with a *BIST Carrier Mode 2* Data Object, the UUT shall send out a continuous string of alternating "1"s and "0"s.

The UUT shall be reset by an out of band mechanism to exit this mode (e.g. removing power).

6.4.3.7 **BIST Carrier Mode 3**

Upon receipt of a *BIST* message, with a *BIST Carrier Mode 3* Data Object, the UUT shall send out a continuous string of sixteen "1"s, followed by sixteen "0"s.

The UUT shall be reset by an out of band mechanism to exit this mode (e.g. removing power).

6.4.3.8 **BIST Eye Pattern**

Upon receipt of a *BIST* message, with a *BIST Eye Pattern* Data Object, the UUT shall send out a continuous string of bits in accordance with section 5.9.1. This produces a signal that will allow measurement of the eye pattern and of the spectrum mask.

The UUT shall be reset by some out of band mechanism to stop this testing mode (e.g. removing power).

6.4.3.9 **BIST Test Data**

Upon receipt of a *BIST* message, with a *BIST Test Data* Data Object, the UUT shall return a *GoodCRC* message and shall enter a test mode in which it sends no further messages except for *GoodCRC* messages in response to received messages. See Section 5.9.7 for the definition of the Test Data Frame.

The UUT shall be reset by some out of band mechanism to stop this testing mode (e.g. removing power).

6.4.4 Vendor Defined Message

The *Vendor Defined* message (VDM) is provided to allow vendors to exchange information outside of that defined by this specification.

A *Vendor Defined* message shall consist of at least one Data Object, the VDM Header, and may contain up to a maximum of six additional VDM Objects (VDO).

To ensure vendor uniqueness of *Vendor Defined* messages, all *Vendor Defined* messages shall contain a valid USB Standard or Vendor ID (SVID) allocated by USB-IF in the VDM Header.

Two types of *Vendor Defined* messages are defined: Structured VDMs and Unstructured VDMs. A Structured VDM defines an extensible structure designed to support Modal Operation. An Unstructured VDM does not define any structure and messages may be created in any manner that the vendor chooses.

A Port receiving a *Vendor Defined* message that it does not recognize shall ignore the message.

Vendor Defined messages shall not be used for direct power negotiation. They may however be used to alter Local Policy, affecting what is offered or consumed via the normal PD messages. For example a **Vendor Defined** message could be used to enable the Source to offer additional power via a **Source Capabilities** message.

The message format shall be as shown in Figure 6-4.

Figure 6-4 Vendor Defined Message

Header	VDM Header	0-6 VDOs
No. of Data Objects = 1-7		0.0 4003

The VDM header shall be the first 4-byte object in a Vendor Defined Message. The VDM Header provides command space to allow vendors to customize messages for their own purposes. Additionally vendors may make use of the Commands in a Structured VDM.

The fields in the VDM Header for an Unstructured VDM, when the VDM Type Bit is set to zero, shall be as defined in Table 6-18. The fields in the VDM Header for a Structured VDM, when the VDM Type Bit is set to one shall be as defined in Table 6-19.

Both Unstructured and Structured VDMs shall only be sent and received after an Explicit Contract has been established. The only exception to this is the *Discover Identity* Command which may be sent by Source when no Contract or an Implicit Contract (in place after a Power Role Swap) is in place in order to discover Cable capabilities (see Section 8.3.3.8.8). A VDM message sequence shall not interrupt any other PD Message Sequence. A VDM message sequence shall be interruptible by any other PD Message Sequence.

6.4.4.1 Unstructured VDM

The Unstructured VDM does not define the contents of bits B14..0 in the VDM Header. Their definition and use are the sole responsibility of the vendor indicated by the VID. The Port Partners and Cable Plugs shall exit any states entered using an Unstructured VDM when a Hard Reset appears on PD.

The following rules apply to the use of Unstructured VDM messages:

- Unstructured VDMs shall only be used when an Explicit Contract is in place.
- Prior to establishing an Explicit Contract Unstructured VDMs shall not be sent and shall be ignored if received.
- Only the DFP shall be an Initiator of Unstructured VDMs.
- Only the UFP or a Cable Plug shall be a Responder to Unstructured VDM.
- Unstructured VDMs shall not be initiated or responded to under any other circumstances.
- A DFP or UFP which does not support Unstructured VDMs shall ignore any Unstructured VDMs received.
- A "command" sequence shall be interruptible e.g. due to the need for a message sequence using SOP Packets.
- Unstructured VDMs shall only be used during Modal Operation in the context of a Mode.
- Unstructured VDMs may be used with SOP* Packets.

Table 6-18 illustrates the VDM Header bits.

Table 6-18 Unstructured VDM Header

Bit(s)	Description	Reference
B3116	Vendor ID (VID)	Unique 16-bit unsigned integer. Assigned by the USB-IF to the Vendor.
B15	VDM Type	0 = Unstructured VDM
B140	Available for Vendor Use	Content of this field is defined by the vendor.

6.4.4.1.1 USB Vendor ID

The Vendor ID field shall contain the 16-bit Vendor ID value assigned to the vendor by the USB-IF (VID). No other value shall be present in this field.

6.4.4.1.2 VDM Type

The VDM Type field shall be set to zero indicating that this is an Unstructured VDM.

6.4.4.2 Structured VDM

Setting the VDM Type field to 1 (Structured VDM) defines the use of bits B14..0 in the Structured VDM Header. The fields in the Structured VDM Header are defined in Table 6-19.

The following rules apply to the use of Structured VDM messages:

- Structured VDMs shall only be used when an Explicit Contract is in place with the following exception:
 - Prior to establishing an Explicit Contract a Source may issue *Discover Identity* messages, to a Cable Plug using SOP' Packets, as an Initiator (see Section 8.3.3.8.8).
- Only the DFP shall be an Initiator of Structured VDMs except for the *Attention* Command that shall only be initiated by the UFP.
- Only the UFP or a Cable Plug shall be a Responder to Structured VDMs.
- Structured VDMs shall not be initiated or responded to under any other circumstances.
- A DFP or UFP which does not support Structured VDMs shall ignore any Structured VDMs received.
- A Command sequence shall be interruptible e.g. due to the need for a message sequence using SOP Packets.

Table 6-19 Structured VDM Header

Bit(s)	Field	Description	
B3116	Standard or Vendor ID (SVID)	Unique 16 bit unsigned integer, assigned by the USB-IF	
B15	VDM Type	1 = Structured VDM	
B1413	Structured VDM Version	Version Number of the Stuctured VDM (not this specification Version):	
		• Version 1.0 = 0	
		Values 1-3 are reserved	
B1211	Reserved	Shall be set to 0 and shall be ignored	
B108	Object Position	For the <i>Enter Mode</i> and <i>Exit Mode</i> Commands:	
		000b = Reserved	
		001b110b = Index into the list of VDOs to identify the desired Mode VDO	
		111b = Exit all Modes (equivalent of a power on reset). Shall not be used with the <i>Enter Mode</i> Command.	
B76	Command Type	00b = Initiator	
		01b = Responder ACK	
		10b = Responder NAK	
		11b = Responder BUSY	
B5	Reserved	Shall be set to 0 and shall be ignored	
B40	Command ¹	0 = Reserved, shall not be used	
		1 = Discover Identity	
		2 = Discover SVIDs	
		3 = Discover Modes	
		4 = Enter Mode	
		5 = Exit Mode	
		6 = Attention	
		7-15 = Reserved, shall not be used	
		1631 = SVID Specific Commands	

Note 1: In the case where a SID is used the modes are defined by a standard. When a VID is used the modes are defined by the Vendor.

Table 6-20 shows the Commands, which SVID to use with each Command and which *SOP** may be used.

Table 6-20 Structured VDM Commands

Command	VDM Header SVID Field	SOP* used
Discover Identity	Shall only use the PD SID .	Valid with SOP/SOP'.
Discover SVIDs	Shall only use the PD SID .	Valid with <i>SOP*</i> .
Discover Modes	Valid with any SVID.	Valid with <i>SOP*</i> .
Enter Mode	Valid with any SVID.	Valid with <i>SOP*</i> .

USB Power Delivery Specification Revision 2.0, Version 1.0

Command	VDM Header SVID Field	SOP* used
Exit Mode	Valid with any SVID.	Valid with <i>SOP*</i> .
Attention	Valid with any SVID.	Valid with <i>SOP.</i>
SVID Specific Commands	Valid with any SVID.	Valid with <i>SOP*</i> .

6.4.4.2.1 SVID

The SVID field shall contain either a 16-bit USB Standard ID value (SID) or the 16-bit assigned to the vendor by the USB-IF (VID). No other value shall be present in this field.

Table 6-21 lists specific SVID values referenced by this specification.

Table 6-21 SVID Values

Parameter	Value	Description
PD SID	0xFF00	Standard ID allocated to this specification.
VID Unassigned	0x0000	Manufacturer does not have a USB-IF assigned Vendor ID e.g. because they do not manufacture USB communications capable devices. Shall only be returned in a Structured VDM <i>Discover Identity</i> ACK Command response as part of the ID Header (see Section 6.4.4.3.1.1).

6.4.4.2.2 VDM Type

The VDM Type field shall be set to one indicating that this is a Structured VDM.

6.4.4.2.3 Structured VDM Version

The Structured VDM Version field indicates the level of functionality supported in the Structured VDM part of the specification. This is not the same version as the version of this specification. At this time, there is only one version (1.0) defined. This field shall be set to zero to indicate Version 1.0.

On receipt of a VDM message header with a higher Version number than that supported, a Port shall respond using the highest Version number it supports.

6.4.4.2.4 Object Position

The Object Position field shall be used by the *Enter Mode* and *Exit Mode* Commands. The *Discover Modes* Command returns a list of zero to six VDOs, each of which describes a Mode. The value in Object Position field is an index into that list that indicates which VDO (e.g. Mode) in the list the *Enter Mode* and *Exit Mode* Command refers to. The Object Position shall start with one for the first Mode in the list. If the SVID is a VID, the content of the VDO for the Mode shall be defined by the vendor. If the SVID is a SID, the content shall be defined by the Standard. The VDO's content may be as simple as a numeric value or as complex as bit mapped description of capabilities of the Mode. In all cases, the Initiator is responsible for deciphering the contents to know whether or not it supports the Mode at the Object Position.

This field shall be set to zero when not required by the Command.

6.4.4.2.5 Command Type

This Command Type field shall be used to indicate the type of Command request/response being sent.

An Initiator shall set the field to "Initiator" to indicate that this is a Command request from an Initiator.

"Responder ACK" is the normal return indicating that the Command request was received and handled normally.

"Responder NAK" is returned when the Command request was not understood or could not be acted upon. The handling of "Responder NAK" is left up to the Initiator.

"Responder BUSY" is sent in the response to a VDM when the Responder is unable to respond to the Command request immediately, but the Command request may be retried. The DFP shall wait *tVDMBusy* after a "Responder BUSY" response is received before retrying the Command request.

6.4.4.2.6 Command

This field is used to identify devices and manage their operational Modes. The commands defined in this specification shall be used to manage Modes on the USB Type-C connector. There is a further range of Command values left for the vendor to use to manage additional extensions.

A Structured VDM Command is deemed to be completed (and if applicable, the transition to the requested functionality is made) when the *GoodCRC* message has been successfully sent by the Initiator in reply to the Responder's response.

If the Structured VDM Command request is not recognized it shall be NAKed.

6.4.4.3 Use of Commands

The Structured VDM Header defines Commands used to retrieve a list of SVIDs the device supports, to discover the Modes associated with each SVID, and to enter/exit the Modes. The Commands include:

- Discover Identity
- Discover SVIDs
- Discover Modes
- Enter Mode
- Exit Mode
- Attention

Additional Command space is also reserved for Standard and Vendor use and for future extensions.

The Command sequences use the terms Initiator and Responder to identify messaging roles the ports are taking on relative to each other. This role is independent of the Port's power capability (Provider, Consumer etc.) or its present power role (Source or Sink). The Initiator is the Port sending the initial Command request and the Responder is the Port replying with the Command response. See Section 6.4.4.3.6.

All Ports that support Modes shall support the *Discover Identity*, *Discover SVIDs*, the *Discover Modes*, the *Enter Mode* and *Exit Mode* Commands.

Table 6-22 details the responses a Responder may issue to each Command request. Responses not listed for a given Command shall not be sent by a Responder. A NAK response should be taken as an indication not to retry that particular Command.

Command	Allowed Response	Reference
Discover Identity	ACK, NAK, BUSY	6.4.4.3.1
Discover SVIDs	ACK, NAK, BUSY	6.4.4.3.1.10
Discover Modes	ACK, NAK, BUSY	6.4.4.3.3
Enter Mode	ACK, NAK	6.4.4.3.4
Exit Mode	ACK	6.4.4.3.5

Table 6-22 Commands and Responses

Command	Allowed Response	Reference
Attention	None	6.4.4.3.6

Examples of Command usage can be found in Appendix G.

6.4.4.3.1 Discover Identity

The *Discover Identity* Command is provided to enable an Initiator (DFP) to identify its Port Partner and for an Initiator (Source or DFP) to identify the attached Cable Plug (Responder).

The SVID in the *Discover SVIDs* Command shall be set to the *PD SID* (see Table 6-21) by both the Initiator and the Responder for this Command.

The *Discover Identity* Command sent back by the Responder contains an ID Header, a Cert Stat VDO and some Type specific VDOs which depend on the Product Type (see Figure 6-5). This specification defines the following Type specific VDOs:

- Product VDO (see Section 6.4.4.3.1.8)
- Cable VDO (see Section 6.4.4.3.1.9).
- Alternate Mode Adapter VDO (see Section 6.4.4.3.1.10)

Figure 6-5 Discover Identity Command response

Header	VDM Header	ID Header	Cort Stat VDO	04 Type Specific VDO(s)
No. of Data Objects = 3-7		ID Headel	Cen Stat VDO	04 Type Specific VDO(s)

6.4.4.3.1.1 ID Header

The ID Header contains the Vendor ID corresponding to the Power Delivery Product. The fields in the ID Header shall be as defined in Table 6-23.

Table 6-23 ID Header

Bit(s)	Description	Reference
B31	Data Capable as USB Host:	
	 Shall be set to one if the product is capable of enumerating USB Devices. 	
	Shall be set to zero otherwise	
B30	Data Capable as a USB Device:	
	 Shall be set to one if the product is capable of enumerating as a USB Device. 	
	Shall be set to zero otherwise	
B2927	Product Type:	
	• 000b – Undefined	
	• 001b – Hub	
	• 010b – Peripheral	
	• 011b – Passive Cable	
	• 100b – Active Cable	
	• 101b – Alternate Mode Adapter (AMA)	
	• 111b110b – Reserved, shall not be used.	
B26	Modal Operation Supported:	

Bit(s)	Description	Reference
	Shall be set to one if the product supports Modal Operation.Shall be set to zero otherwise	
B2516	Reserved. Shall be set to zero.	
B150	16-bit unsigned integer. USB Vendor ID	[USB2.0]/[USB3.1]

6.4.4.3.1.2 Data Capable as a USB Host

The Data Capable as a USB Host field is used to indicate whether or not the Port has a USB Host Capability.

6.4.4.3.1.3 Data Capable as a USB Device

The Data Capable as a USB Device field is used to indicate whether or not the Port has a USB Device Capability.

6.4.4.3.1.4 Product Type

The Product Type field indicates the type of Product, whether a VDO will be returned and if so the type of VDO to be returned. Table 6-24 defines the VDOs which shall be returned.

Table 6-24	Product	t Types
-------------------	---------	---------

Product Type	Description	VDO	Reference
Undefined	Shall be used where no other Product Type value is appropriate.		
Hub	Shall be used when the Product is a USB Hub.	Product VDO	6.4.4.3.1.8
Peripheral	Shall be used when the Product is a USB Device other than a USB Hub.	Product VDO	6.4.4.3.1.8
Active Cable	Shall be used when the Product is a cable that incorporates signal conditioning circuits.	Cable VDO	6.4.4.3.1.9
Passive Cable	Shall be used when the Product is a cable that does not incorporate signal conditioning circuits.	Cable VDO	6.4.4.3.1.9
Alternate Mode Adapter	Shall be used when the Product is a USB Device that supports one or more Alternate Modes.	Product VDO AMA VDO	6.4.4.3.1.10

6.4.4.3.1.5 Modal Operation Supported

The Modal Operation Supported bit is used to indicate whether or the not the Product supports Modes.

6.4.4.3.1.6 Vendor ID

Manufacturers who have a Vendor ID assigned by USB-IF shall set the Vendor ID field to this value. For USB Devices or Hubs which support USB communications the Vendor ID field shall be identical to the Vendor ID field defined in the product's USB Device Descriptor (see [USB2.0] and [USB3.0]).

Manufacturers who do not have a Vendor ID assigned by USB-IF shall set the Vendor ID field to *Vendor ID Unassigned*.

6.4.4.3.1.7 Cert Stat VDO

The Cert Stat VDO contains the Test ID (TID) allocated by USB-IF during certification. The fields in the Cert Stat VDO shall be as defined in Table 6-25.

Table 6-25 Cert Stat VDO

Bit(s)	Description	Reference
B3120	Reserved, shall be set to zero.	
B190	20-bit unsigned integer	USB-IF compliance

6.4.4.3.1.8 Product VDO

The Product VDO shall be returned when the Product Type is Hub, Peripheral or Alternate Mode Adapter. The Product VDO contains identity information relating to the product. The fields in the Product VDO shall be as defined in Table 6-26.

Table 6-26 Product VDO

	Bit(s) Description		Reference
	B3116	16-bit unsigned integer. USB Product ID	[USB2.0]/[USB3.1]
Ī	B150	16-bit unsigned integer. bcdDevice	[USB2.0]/[USB3.1]

Manufacturers should set the USB Product ID field to a unique value identifying the product and should set the bcdDevice field to a version number relevant to the release version of the product. For USB Devices or Hubs which support USB communications the Product ID and bcdDevice fields shall be identical to the Product ID and bcdDevice fields defined in the product's USB Device Descriptor (see [USB2.0] and [USB3.1]).

When the Vendor ID field in the ID Header is set to Vendor ID Unassigned the Product VDO shall not be sent.

6.4.4.3.1.9 Cable VDO

The Cable VDO defined in this section shall be sent when the Product Type is given as Passive or Active Cable. Table 6-27 defines the Cable VDO which shall be sent.

Table 6-27 Cable VDO

Bit(s)	Field	Description
B3128	Cable HW Version	0000b1111b assigned by the VID owner
B2724	Cable Firmware Version	0000b1111b assigned by the VID owner
B2320	Reserved	Shall be set to zero.
B1918	Type-C to Type-A/B/C	00b = Type-A 01b = Type-B 10b = Type-C 11b = reserved.
B17	Type-C to Plug/Receptacle	0 = Plug 1 = Receptacle
B1613	Cable Latency	0000b - reserved 0001b - <10ns (~1m) 0010b - 10ns to 20ns (~2m) 0011b - 20ns to 30ns (~3m) 0100b - 30ns to 40ns (~4m) 0101b - 40ns to 50ns (~5m) 0110b - 50ns to 60ns (~6m) 0111b - 60ns to 70ns (~7m) 1000b -1000ns (~100m) 1001b - 2000ns (~200m) 1010b - 3000ns (~300m) 1011b1111b reserved Includes latency of electronics in Active Cable
B1211	Cable Termination Type	00b = Both ends Passive, VCONN not required 01b = Both ends Passive, VCONN required 10b = One end Active, one end passive, VCONN required 11b = Both ends Active, VCONN required
B10	SSTX1 Directionality Support	0 = Fixed 1 = Configurable
В9	SSTX2 Directionality Support	0 = Fixed 1 = Configurable
В8	SSRX1 Directionality Support	0 = Fixed 1 = Configurable
В7	SSRX2 Directionality Support	0 = Fixed 1 = Configurable
B65	V _{BUS} Current Handling Capability	00b = 1.5A 01b = 3A 10b = 5A 11b = reserved.

Bit(s)	Field	Description
B4	V_{BUS} through cable	0 = No 1 = Yes
В3	SOP" controller present?	1 = SOP" controller present 0 = No SOP" controller present
B20	USB Superspeed Signaling Support	000b = USB 2.0 only 001b = [USB3.1] Gen1 010b = [USB3.1] Gen1 and Gen2 011b 111b = reserved.

6.4.4.3.1.10 Alternate Mode Adapter VDO

The Alternate Mode Adapter (AMA) VDO defined in this section shall be sent when the Product Type is given as Alternate Mode Adapter. Table 6-28 defines the AMA VDO which shall be sent.

Table 6-28 AMA VDO

Bit(s)	Field	Description			
B3128	Cable HW Version	0000b1111b assigned by the VID owner			
B2724	Cable Firmware Version	0000b1111b assigned by the VID owner			
B2312	Reserved.	Shall be set to zero.			
B11	SSTX1 Directionality Support	0 = Fixed 1 = Configurable			
B10	SSTX2 Directionality Support	0 = Fixed 1 = Configurable			
В9	SSRX1 Directionality Support	0 = Fixed 1 = Configurable			
В8	SSRX2 Directionality Support	0 = Fixed 1 = Configurable			
В75	V _{CONN} power	V_{CONN} power needed by adapter for full functionality $000b = 1W$ $001b = 1.5W$ $010b = 2W$ $011b = 3W$ $100b = 4W$ $101b = 5W$ $111b = 6W$			
B4	V _{CONN} required	0 = No 1 = Yes			
В3	V _{BUS} required	0 = No 1 = Yes			

Bit(s)	Field	Description
B20	USB Superspeed Signaling	000b = USB 2.0 only
	Support	001b = [USB3.1] Gen1 and USB 2.0
		010b = [USB3.1] Gen1, Gen2 and USB 2.0
		011b = USB 2.0 billboard only
		100b 111b = Reserved, shall not be used

6.4.4.3.2 Discover SVIDs

The *Discover SVIDs* Command is used by an Initiator (DFP) to determine the SVIDs for which a Responder (UFP or Cable Plug) has Modes. The *Discover SVIDs* Command is used in conjunction with the *Discover Modes* Command in the Discovery Process to determine which Modes a device supports. The list of SVIDs is always terminated with one or two 0x0000 SVIDs.

The SVID in the *Discover SVIDs* Command shall be set to the *PD SID* (see Table 6-21) by both the Initiator and the Responder for this Command. The SVIDs are returned 2 per VDO (see Table 6-29). If there are an odd number, the remaining half of the last used VDO shall be set to zero. A Responder that does not support any SVIDs shall return a NAK.

If the Responder supports more than 12 SVIDs then this Command may be executed multiple times until a Discover SVIDs VDO is returned ending either with a SVID value of 0x0000 or containing two SVIDs with values of 0x0000.

Figure 6-6 shows an example response to the *Discover SVIDs* Command request with two VDOs containing three SVIDs. Figure 6-7 shows an example response with two VDOs containing four SVIDs followed by an empty VDO to terminate the response. Figure 6-8 shows an example response with six VDOs containing twelve SVIDs followed by an additional request that returns an empty VDO indicating there are no more SVIDs to return.

Table 6-29 Discover SVIDs Responder VDO

Bit(s)	Field	Description
B3116	SVID n	16 bit unsigned integer, assigned by the USB-IF or 0×0000 if this is the last VDO and the Responder supports an even number of SVIDs.
B150	SVID n+1	$16\ \text{bit}$ unsigned integer, assigned by the USB-IF or $0x0000\ \text{if}$ this is the last VDO and the Responder supports an odd or even number of SVIDs.

Figure 6-6 Example Discover SVIDs response with 3 SVIDs

Header	VDM Header	VD	0 1	VDO 2	
No. of Data Objects = 1-7	V DIVI 1 leader	SVID 0 (B3116)	SVID 1 (B150)	SVID 2 (B3116)	0x0000 (B150)

Figure 6-7 Example Discover SVIDs response with 4 SVIDs

Header	VDM Header	VD	0 1	VD	0 2	VDO 3	
No. of Data Objects = 1-7		SVID 0 (B3116)	SVID 1 (B150)	SVID 2 (B3116)	SVID 3 (B150)	0x0000 (B3116)	0x0000 (B150)

Figure 6-8 Example Discover SVIDs response with 12 SVIDs followed by an empty response

Header	VDM Header	VD	0 1	VD	02	VD	O 3	VD0	O 4	VD	O 5	VD	06
No. of Data Objects = 1-7	VDIWITIEAGE	SVID 0 (B3116)	SVID 1 (B150)	SVID 2 (B3116)	SVID 3 (B150)	SVID 4 (B3116)	SVID 5 (B150)	SVID 6 (B3116)	SVID 7 (B150)	SVID 8 (B3116)	SVID 9 (B150)	SVID 10 (B3116)	SVID 11 (B150)

Header	VDM Header	VDO 1		
No. of Data Objects = 1-7	VDIVITIEAUEI	0x0000 (B3116)	0x0000 (B150)	

6.4.4.3.3 Discover Modes

The *Discover Modes* Command is used by an Initiator (DFP) to determine the Modes a Responder (UFP or Cable Plug) supports for a given ID. The Responder to the *Discover Modes* Command request shall return a Message Header with the Number of Data Objects field set to a value of 1 to 7 (the actual value is the number of Mode objects plus one). If the ID is a VID, the structure and content of the VDO is left to the Vendor. If the ID is a SID, the structure and content of the VDO is defined by the relevant Standard. A Responder that does not support any Modes shall return a NAK. Figure 6-9 shows an example of a *Discover Modes* Command response from a Responder which supports three Modes for a given SVID.

Figure 6-9 Example Discover Modes response for a given SVID with 3 Modes

Header No. of Data Objects = 1-7	VDM Header	Mode 1	Mode 2	Mode 3
----------------------------------	------------	--------	--------	--------

6.4.4.3.4 Enter Mode Command

The *Enter Mode* Command is used by an Initiator (DFP) to command a Responder (UFP or Cable Plug) to enter a specified Mode of operation. Only DFP is allowed to initiate the Enter Mode Process which it starts after it has successfully completed the Discovery Process.

The value in the Object Position field shall indicate to which Mode in the *Discover Modes* Command the VDO refers (see Figure 6-9). The value 1 always indicates the first Mode as it is the first object following the VDM header. The value 2 refers to the next Mode and so forth.

Before entering a Mode, by sending the *Enter Mode* Command request, that requires the reconfiguring of any pins on entry to that Mode, the Initiator shall ensure that those pins being reconfigured are placed into the USB Safe State. Before entering a Mode that requires the reconfiguring of any pins, the Responder shall ensure that those pins being reconfigured are placed into either USB operation or the USB Safe State.

A device may support multiple Modes with one or more active at any point in time. Any interactions between them are the responsibility of the Standard or Vendor. Where multiple Modes are active at the same time Modal Operation shall start on entry to the first Mode.

On receiving an *Enter Mode* Command request the Responder shall respond with either an ACK or a NAK response. The Responder is not allowed to return a BUSY response.

If the Responder responds to the *Enter Mode* Command request with an ACK, the Responder shall enter the Mode before sending the ACK. The Initiator shall enter the Mode on reception of the ACK. Receipt of the *GoodCRC* message corresponding to the ACK confirms to the Responder that the Initiator has entered the Mode and is ready to operate.

If the Responder responds to the *Enter Mode* Command request with a NAK, the Mode is not entered. If not presently in Modal Operation the Initiator shall return to USB operation. If not presently in Modal Operation the Responder shall remain in either USB operation or the USB Safe State.

If the Initiator fails to receive a response within *tVDMWaitModeEntry* it shall not enter the Mode but return to USB operation.

Figure 6-10 shows the sequence of events during the transition between USB operation and entering a Mode. It illustrates when the Responder's mode changes and when the Initiator's mode changes. Figure 6-11 illustrates that when the Responder returns a NAK the transition to a Mode do not take place and the Responder and Initiator remain in their default USB roles.





Figure 6-10 Successful Enter Mode sequence





Once the Mode is entered, the device shall remain in that Mode until the *Exit Mode* Command is successful (see Section 6.4.4.3.5).

The following events shall also cause the Port Partners and Cable Plug(s) to exit of all presently active Modes:

- A PD Hard Reset
- The Port Partners or Cable Plug(s) are disconnected

- A Data Role Swap
- A Cable Reset (only exits Modes active in the Cable Plug(s))

The Initiator shall return to USB Operation within *tVDMExitMode* of a disconnect or of *Hard Reset* signaling being detected. During the Data Role Swap Process an Initiator shall return to USB Operation prior to changing its CC resistor.

The Responder shall return to either USB operation or USB Safe State within *tVDMExitMode* of a disconnect or of *Hard Reset* signaling being detected. During the Data Role Swap Process a Responder shall go to either USB Operation or USB Safe Mode prior to transitioning its CC resistor.

6.4.4.3.5 Exit Mode Command

The *Exit Mode* Command is used by an Initiator (DFP) to command a Responder (UFP or Cable Plug) to exit its Mode of operation and return to normal USB operation. Only the DFP is allowed to initiate the Exit Mode Process.

The value in the Object Position field shall indicate to which Mode in the *Discover Modes* Command the VDO refers (see Figure 6-9) and shall have been used previously in an *Enter Mode* Command request for a Mode which is currently active. The value 1 always indicates the first Mode as it is the first object following the VDM header. The value 2 refers to the next Mode and so forth. A value of 111b in the Object Position field shall indicate that all Modes shall be exited.

The Responder shall exit the Mode before sending the response message. The Initiator shall exit the Mode before sending *GoodCRC* message in response to the ACK. Receipt of the *GoodCRC* message confirms to the Responder that the Initiator has exited the Mode. The Responder is not allowed to return either a NAK or a BUSY acknowledgement. An Initiator which fails to receive an ACK within *tVDMWaitModeExit* or receives a NAK or BUSY response shall exit the Mode.

Figure 6-12 shows the sequence of events during the transition between exiting a Mode and USB operation. It illustrates when the Responder's mode changes and when the Initiator's mode changes.




Figure 6-12 Exit Mode sequence


6.4.4.3.6 Attention

The Attention Command may be used by the Initiator (UFP) to notify the Responder (DFP) that it requires service.

The value in the Object Position field shall indicate to which Mode in the *Discover Modes* Command the VDO refers (see Figure 6-9) and shall have been used previously in an *Enter Mode* Command request for a Mode which is currently active. The value 1 always indicates the first Mode as it is the first object following the VDM header. The

value 2 refers to the next Mode and so forth. A value of 000b or 111b in the Object Position field shall not be used by the *Attention* Command.


Figure 6-13 Attention Command request/response sequence



6.4.4.4 Command Processes

The message flow of Commands during a Process is a query followed by a response. Every Command request sent has to be responded to with a *GoodCRC* message. The *GoodCRC* message only indicates the Command request was received correctly; it does not mean that the Responder understood or even supports a particular SVID. Figure 6-14 shows the request/response sequence including the *GoodCRC* messages.

Figure 6-14 Command request/response sequence



In order for the Initiator to know that the Command request was actually consumed, it needs an acknowledgement from the Responder. There are three responses that indicate the Responder received and processed the Command request:

- ACK
- NAK
- BUSY

The Responder shall complete:

- Enter Mode requests within *tVDMEnterMode*
- Exit Mode requests within tVDMExitMode
- Other requests within *tVDMReceiverResponse*,

An Initiator not receiving a response within the following times shall timeout and return to either the **PE_SRC_Ready** or **PE_SNK_Ready** state (as appropriate):

- Enter Mode requests within *tVDMWaitModeEntry*
- Exit Mode requests within tVDMWaitModeExit
- Other requests within tVDMSenderResponse,

The Responder shall respond with:

- ACK if it recognizes the SVID and can process it at this time
- NAK
- o if it recognizes the SVID but cannot process the Command request
- o or if it does not recognize the SVID
- o or if it does not support the Command
- BUSY if it recognizes the SVID and the Command but cannot process the Command request at this time

6.4.4.4.1 Discovery Process

The Initiator (DFP) always begins the Discovery Process. The Discovery Process has two phases. In the first phase, the *Discover SVIDs* Command request is sent by the Initiator to get the list of SVIDs the Responder supports. In the second phase, the Initiator sends a *Discover Modes* Command request for each SVID supported by both the Initiator and Responder.

The result of the Discovery Process is that both the Initiator (DFP) and Responder (UFP or Cable Plug) identify the Modes they mutually support. It is then up to the Initiator to select the Mode it wants to use and use the *Enter Mode* Command using the SVID and Object Position appropriate for that Mode.

6.4.4.4.2 Enter Vendor Mode / Exit Vendor Mode Processes

The Initiator (DFP), upon finding a Mode it supports, uses the *Enter Mode* Command to enable the Mode.

The Responder (UFP or Cable Plug) and Initiator continue using the Mode until the Mode operation is terminated. In a managed termination, using the *Exit Mode* Command, the Mode shall be exited in a controlled manner as described in Section 6.4.4.3.5. In an unmanaged termination, triggered by a Power Delivery Hard Reset (i.e. *Hard Reset* signaling sent by either Port Partner) or a Data Role Swap or by cable detach (device unplugged), the Mode shall still be exited but there may not be a transition through the USB Safe State. In both the managed and unmanaged terminations the Initiator and Responder return to USB operation as defined in *[USBType-C1.0]* following an exit from a Mode.

The overall message flow is illustrated in Figure 6-15.

Initiator (DFP) Responder (UFP or Cable Plug **Establish PD Contract** Discover SVIDs List of SVIDs-For every DFP supported SVID Discover Modes (SVID)--Modes for SVID-Stay in USB mode Enter Mode ACK (Responder switched to Mode) Initiator and Responder operate using Mode Exit Mode or PD Hard Reset or DR Swap or cable unplugged or power removed? Return to USB mode

Figure 6-15 Enter/Exit Mode Process

6.4.4.5 **VDM Message Timing and Normal PD messages**

Any Command Process or other VDM sequence may be interrupted by any other USB PD message. The Vendor or Standards defined state operation shall comprehend this and continue to operate as expected when processing any other USB PD messages.

The timing and interspersing of VDMs between regular PD messages shall be done without perturbing the PD message sequences. This requirement shall apply to both Unstructured VDMs and Structured VDMs. Structured and Unstructured VDM sequences shall not be atomic although they may require a strict albeit interrupted ordering.

The use of Structured VDMs by an Initiator shall not interfere with the normal PD message timing requirements nor shall either the Initiator or Responder interrupt a PD message sequence (e.g. Power Negotiation, Power Role Swap, Data Role Swap etc.). The use of Unstructured VDMs shall not interfere with normal PD message timing.

VDM sequences shall be interruptible after the return of a *GoodCRC* message has been completed. In the case where there is an error in transmission of the *Vendor Defined* Message, as for any other PD message, the *Vendor Defined* Message will not be retried, but instead the incoming message will be processed by the Policy Engine. This means that the *Vendor Defined* Message will need to be re-sent after the USB PD message sequence has completed.

The overall message flow is illustrated in Figure 6-16.

A command may be interrupted by a PD message here

-VDM (response)

GoodCRC-

Command Complete

Figure 6-16 Vendor Defined Message interrupted by a Power Delivery message

6.5 Timers

All the following timers are defined in terms of bits on the bus regardless of where they are implemented in terms of the logical architecture. This is to ensure a fixed reference for the starting and stopping of timers. It is left to the implementer to ensure that this timing is observed in a real system.

6.5.1 CRCReceiveTimer

The *CRCReceiveTimer* shall be used by the sender's Protocol Layer to ensure that a message has not been lost. Failure to receive an acknowledgement of a message (a *GoodCRC* message) whether caused by a bad CRC on the receiving end or by a garbled message within *tReceive* is detected when the *CRCReceiveTimer* expires.

The sender's Protocol Layer response when a *CRCReceiveTimer* expires shall be, depending on the message, to either retry *nRetryCount* times, or to give up and assume communications have been lost. Sending of the Preamble corresponding to the retried message shall start within *tRetry* of the *CRCReceiveTimer* expiring.

The *CRCReceiveTimer* shall be started when the last bit of the message *EOP* has been transmitted by the Physical Layer. The *CRCReceiveTimer* shall be stopped when the last bit of the *EOP* corresponding to the *GoodCRC* message has been received by the Physical Layer.

The Protocol Layer receiving a message shall respond with a *GoodCRC* message within *tTransmit* in order to ensure that the sender's *CRCReceiveTimer* does not expire. The *tTransmit* shall be measured from when the last bit of the message *EOP* has been received by the Physical Layer until the first bit of the Preamble of the *GoodCRC* message has been transmitted by the Physical Layer.

6.5.2 BISTReceiveErrorTimer

The **BISTReceiveErrorTimer** shall be used by the sender's Protocol Layer during BIST operation to detect when a Test Frame has been lost and to trigger the transmission of the next Test Frame. Failure to receive an acknowledgement of a Test Frame (**BIST** message with a Data Object of **Returned BIST Counters**) whether caused by a bad CRC on the receiving end or by a garbled message within **tBISTReceive** is detected when the **BISTReceiveErrorTimer** expires.

The sender's Protocol Layer response when a **BISTReceiveErrorTimer** expires shall be to continue operation.

The <code>BISTReceiveErrorTimer</code> shall be started when the <code>nBISTPayload</code> bit past the last bit of the <code>SOP*</code> has been transmitted by the Physical Layer. The <code>BISTReceiveErrorTimer</code> shall be stopped when the last bit of the <code>EOP</code> corresponding to the <code>BIST</code> message with a Data Object of <code>Returned BIST Counters</code> has been received by the Physical Layer.

The Protocol Layer receiving a Test Frame shall respond with a *BIST* message with a Data Object of *Returned BIST Counters* within *tTransmit* in order to ensure that the sender's *BISTReceiveErrorTimer* does not expire. The *tTransmit* shall be measured from when the last bit of the Test Frame has been received by the Physical Layer until the first bit of the Preamble of the *BIST* message has been transmitted by the Physical Layer.

6.5.3 SenderResponseTimer

The **SenderResponseTimer** shall be used by the sender's Policy Engine to ensure that a message requesting a response (e.g. **Get_Source_Cap** message) is responded to within a bounded time of **tSenderResponse**. Failure to receive the expected response is detected when the **SenderResponseTimer** expires.

The Policy Engine's response when the **SenderResponseTimer** expires shall be dependent on the message sent (see Section 8.3).

The **SenderResponseTimer** shall be started from the time the last bit of the **GoodCRC** message **EOP** (i.e. the **GoodCRC** message corresponding to the message requesting a response) has been received by the Physical Layer. The **SenderResponseTimer** shall be stopped when the last bit of the expected response message **EOP** has been received by the Physical Layer.

The receiver of a message requiring a response shall respond within *tReceiverResponse* in order to ensure that the sender's *SenderResponseTimer* does not expire.

The *tReceiverResponse* time shall be measured from the time the last bit of the message *EOP* has been received by the Physical Layer until the first bit of the response message Preamble has been transmitted by the Physical Layer.

6.5.4 Activity Timers

The Protocol Layer uses activity timers to ensure that there is adequate activity to allow the Source to know that a Sink is still present. The activity timer's value and use are specific to the role the device is playing – either Source or Sink. The values are selected to allow one missed response to a *Ping* message without the Source returning its output to the default state. Activity Timers are not used in conjunction with the *[USBType-C1.0]* connector (see Section 6.3.5.2)

6.5.4.1 **SourceActivityTimer**

A PD Source is required to maintain a minimal level of bus traffic. It does so by periodically sending a *Ping* message during a connection to a PD Sink, whenever there is no other message traffic.

In order to maintain bus activity the Source shall start its *SourceActivityTimer* as described in Section 8.3.3.2. Whenever the timer expires, after *tSourceActivity*, the Source shall send a *Ping* message. It shall then initialize and restart the *SourceActivityTimer* ready for the next *Ping* message. This ensures that message activity is maintained in cases where the time between normal messages would exceed the Sink's activity timeout. For example power supply transitions may take longer than the activity timeout meaning that a *Ping* is sent prior to the *PS RDY* message.

The *SourceActivityTimer* shall be reset and restarted on entry to the *PE_SRC_Ready* state (see Section 8.3.3.2). This occurs when:

- The last bit of the *GoodCRC* message *EOP* has been received by the Physical Layer (i.e. a message has been successfully sent prior to entering the *PE_SRC_Ready* state).
- The last bit of any message *EOP* has been received by the Physical Layer.
- The **SenderResponseTimer** times out.

A failure to see a *GoodCRC* message in response to a *Ping* message within *tReceive* (after *nRetryCount* retries) is indicative of a communications failure. This shall cause the Source to send a *Soft Reset* message, transmission of which shall be completed within *tSoftReset* of the *CRCReceiveTimer* expiring (see Section 6.7.1).

See Section 8.3.3.6 for more details of when *Ping* messages are transmitted.

6.5.4.2 **SinkActivityTimer**

The Sink shall support the *SinkActivityTimer*. Sinks shall observe an absence of a *Ping*, or other messages within *tSinkActivity*, as an indication of communications failure and as such shall issue *Hard Reset* signaling in order to return to USB Default Operation. Initialization and restarting of the *SinkActivityTimer* is described in Section 8.3.3.3.7. Any additional action taken is Device implementation specific. Sinks shall also use the absence of V_{BUS} to return to USB Default Operation unless this is part of an ongoing Power Role Swap sequence.

The *SinkActivityTimer* shall be re-initialized and re-started when the last bit of a *Ping*, or any other message *EOP*, has been received by the Physical Layer.

Note: to avoid triggering unnecessary Hard Resets the SinkActivityTimer shall not be run when the Sink is:

- Using a [USBType-C1.0] connector or
- Using a Type-A operating in its default Source role or using a Type-B connector operating in its default Sink role, at vSafe5V, in the PE_SNK_Ready state. This is because Ping messages are optional in these cases, (see Section 6.3.5).

See Section 8.3.3.3 for more details of when the *SinkActivityTimer* is run.

6.5.5 Capability Timers

Sources and Sinks use Capability Timers to determine attachment of a PD Capable device. By periodically sending or requesting capabilities it is possible to determine PD device attachment when a response is received.

6.5.5.1 **SourceCapabilityTimer**

Prior to a successful negotiation a Source shall use the **SourceCapabilityTimer** to periodically send out a **Source Capabilities** message every **tTypeCSendSourceCap** for the Type-C connector and **tSendSourceCap** for all other connectors while:

- An A-plug is attached
- The Source is not in an active connection with a PD Sink Port

Whenever there is a *SourceCapabilityTimer* timeout the Source shall send a *Source Capabilities* message. It shall then re-initialize and restart the *SourceCapabilityTimer*. The *SourceCapabilityTimer* shall be stopped when the last bit of the *EOP* corresponding to the *GoodCRC* message has been received by the Physical Layer since a PD connection has been established. At this point the *Source waits* for a *Request* message or a response timeout.

See Section 8.3.3.2 more details of when *Source Capabilities* messages are transmitted.

6.5.5.2 **SinkWaitCapTimer**

The Sink shall support the *SinkWaitCapTimer*. When a Sink observes an absence of *Source Capabilities* messages, after V_{BUS} is present, for a duration of *tTypeCSinkWaitCap* for the Type-C connector and *tSinkWaitCap* for all other connectors the Sink shall issue *Hard Reset* signaling in order to restart the sending of *Source Capabilities* messages by the Source (see Section 6.6.4).

See Section 8.3.3.3 for more details of when the *SinkWaitCapTimer* are run.

6.5.6 SinkRequestTimer

The *SinkRequestTimer* is used to ensure that the time between Sink *Request* messages, after a *Wait* message has been received from the Source, is a minimum of *tSinkRequest* (see Section 6.3.12).

The *SinkRequestTimer* shall be started when a *Wait* message has been received and shall be stopped if any other message is received or during a Hard Reset.

The Sink shall wait at least *tSinkRequest*, after receiving a *Wait* message, before issuing a new *Request* message. Whenever there is a *SinkRequestTimer* timeout the Sink may send a *Request* message. It shall then re-initialize and restart the *SinkRequestTimer*.

6.5.7 Power Supply Timers

6.5.7.1 **PSTransitionTimer**

The **PSTransitionTimer** is used by the Policy Engine to timeout on a **PS_RDY** message. It is started when a request for a new Capability has been accepted and will timeout after **tPSTransition** if a **PS_RDY** message has not been received. This condition leads to a Hard Reset and a return to USB Default Operation. The **PSTransitionTimer** relates to the time taken for the Source to transition from one voltage, or current level, to another (see Section 7.1).

The **PSTransitionTimer** shall be started when the last bit of an **Accept** or **GotoMin** message **EOP** has been received by the Physical Layer. The **PSTransitionTimer** shall be stopped when the last bit of the **PS_RDY** message **EOP** has been received by the Physical Layer.

6.5.7.2 **PSSourceOffTimer**

The **PSSourceOffTimer** is used by the Policy Engine in Dual-Role Device that is currently acting as a Sink to timeout on a **PS_RDY** message during a Power Role Swap sequence. This condition leads to a Hard Reset and return to USB Default Operation.

If a *PR_Swap* message request has been sent by the Dual-Role Device currently acting as a Source the Sink can respond with an *Accept* message. When the last bit of the *EOP* of the *GoodCRC* message corresponding to this *Accept* message is received by the Sink, then the *PSSourceOffTimer* shall be started.

If a *PR_Swap* message request has been sent by the Dual-Role Device currently acting as a Sink the Source can respond with an *Accept* message. When the last bit of the *EOP* of this *Accept* message is received by the Sink then the *PSSourceOffTimer* shall be started.

The **PSSourceOffTimer** shall be stopped when:

• The last bit of the *EOP* of the *PS_RDY* message is received.

The **PSSourceOffTimer** relates to the time taken for the remote Dual-Role Device to stop supplying power (see also Sections 7.3.9 and 7.3.10). The timer shall time out if a **PS_RDY** message has not been received from the remote Dual-Role Device within **tPSSourceOff** indicating this has occurred.

6.5.7.3 **PSSourceOnTimer**

The **PSSourceOnTimer** is used by the Policy Engine in Dual-Role Device that has just stopped sourcing power and is waiting to start sinking power to timeout on a **PS_RDY** message during a Power Role Swap. This condition leads to a Hard Reset and return to USB Default Operation.

The **PSSourceOnTimer** shall be started when:

• The last bit of the *EOP* of the *GoodCRC* message corresponding to the transmitted *PS_RDY* message is received by the Physical Layer

The **PSSourceOnTimer** shall be stopped when:

The last bit of the EOP of the PS_RDY message is received by the Physical Layer

The **PSSourceOnTimer** relates to the time taken for the remote Dual-Role Device to start sourcing power (see also Sections 7.3.9 and 7.3.10) and will time out if a **PS_RDY** message indicating this has not been received within **tPSSourceOn**.

6.5.8 NoResponseTimer

The *NoResponseTimer* is used by the Policy Engine in a Source or Sink to determine that its Port Partner is not responding after a Hard Reset. When the *NoResponseTimer* times out, the Policy Engine shall issue up to *nHardResetCount* additional Hard Resets before determining that the Port Partner is non-responsive to USB Power Delivery messaging.

If the Sink fails to receive a *Source Capabilities* message received within *tNoResponse* of:

- The last bit of a *Hard Reset* signaling being sent by the PHY Layer if the *Hard Reset* signaling was initiated by the Sink
- The last bit of a *Hard Reset* signaling being received by the PHY Layer if the *Hard Reset* signaling was initiated by the Source

Then the Sink shall issue additional Hard Resets up to *nHardResetCount* times (see Section 6.7.2).

If the Source fails to receive a *GoodCRC* message in response to a *Source Capabilities* message within *tNoResponse* of:

- The last bit of a *Hard Reset* signaling being sent by the PHY Layer if the *Hard Reset* signaling was initiated by the Sink
- The last bit of a *Hard Reset* signaling being received by the PHY Layer if the *Hard Reset* signaling was initiated by the Source

Then the Source shall issue additional Hard Resets up to *nHardResetCount* times (see Section 6.7.2).

For a non-responsive device, the Policy Engine in a Source may either decide to continue sending *Source Capabilities* messages or to go to non-USB Power Delivery operation and cease sending *Source Capabilities* messages.

6.5.9 BIST Timers

6.5.9.1 **tBISTMode**

tBISTMode is used to define the maximum time that a UUT has to enter a BIST mode when requested by a Tester.

A UUT shall enter the appropriate BIST mode within *tBISTMode* of the last bit of the *EOP* of the *BIST* message used to initiate the test is received by the Physical Layer. When in BIST Receiver Mode the UUT is ready to receive a Test Frame from the Tester and to respond appropriately with the *BISTErrorCounter* (see Sections 6.5.2 and 6.4.3.1). When in BIST Transmit mode the UUT starts transmitting Test Frames (see Section 6.4.3.2). For modes transmitting a continuous carrier signal (i.e. carrier modes and eye pattern) transmission shall start as soon as the UUT enters BIST mode.

6.5.9.2 **tBISTResponse**

tBISTResponse defines the maximum time which a UUT has to respond with a Test Frame when operating in BIST Transmit Mode (see Section 6.4.3.2).

6.5.9.3 **BISTStartTimer**

The **BISTStartTimer** is used by the Tester to ensure that there is a delay of more than **tBISTMode** before sending the first Test Frame after requesting **BIST Receiver Mode**. The **BISTStartTimer** is initialized and run once the **BIST** message containing the data object has been sent i.e. a **GoodCRC** message has been received. The first Test Frame is not sent until after the **BISTStartTimer** has expired.

6.5.10 Power Role Swap Timers

6.5.10.1 **SwapRecoveryTimer**

The *SwapRecoveryTimer* is used by a Provider/Consumer acting in Sink role during a Hard Reset. The Provider/Consumer shall wait *tSwapRecover* after either sending or receiving *Hard Reset* signaling before turning on its Power Source.

6.5.10.2 **SwapSourceStartTimer**

The <code>SwapSourceStartTimer</code> shall be used by the new Source, after a Power Role Swap, to ensure that it does not send <code>Source Capabilities</code> Message before the new Sink is ready to receive the <code>Source Capabilities</code> Message. The new Source shall not send the <code>Source Capabilities</code> Message earlier than <code>tSwapSourceStart</code> after the last bit of the <code>EOP</code> of <code>GoodCRC</code> Message sent in response to the <code>PS_RDY</code> Message sent by the new Source indicating that its power supply is ready. The Sink shall be ready to receive a <code>Source Capabilities</code> Message <code>tSwapSinkReady</code> after having sent the last bit of the <code>EOP</code> of <code>GoodCRC</code> Message sent in response to the <code>PS_RDY</code> Message sent by the new Source indicating that its power supply is ready.

6.5.11 HardResetCompleteTimer

The <code>HardResetCompleteTimer</code> is used by the Protocol Layer in the case where it has asked the PHY Layer to send <code>Hard Reset</code> signaling and the PHY Layer is unable to send the signaling within a reasonable time due to a non-idle channel. If the PHY Layer does not indicate that the <code>Hard Reset</code> signaling has been sent within <code>tHardResetComplete</code> of the Protocol Layer requesting transmission, then the Protocol Layer shall inform the Policy Engine that the <code>Hard Reset</code> signaling has been sent in order to ensure the power supply is reset in a timely fashion.

6.5.12 Structured VDM Timers

6.5.12.1 **VDMResponseTimer**

The *VDMResponseTimer* shall be used by the Initiator's Policy Engine to ensure that a Structured VDM Command request needing a response (e.g. *Discover Identity* Command request) is responded to within a bounded time of *tVDMSenderResponse*. Failure to receive the expected response is detected when the *VDMResponseTimer* expires.

The Policy Engine's response when the *VDMResponseTimer* expires shall be dependent on the message sent (see Section 8.3).

The *VDMResponseTimer* shall be started from the time the last bit of the *GoodCRC* message *EOP* (i.e. the *GoodCRC* message corresponding to the VDM Command requesting a response) has been received by the Physical Layer. The *VDMResponseTimer* shall be stopped when the last bit of the expected VDM Command response *EOP* has been received by the Physical Layer.

The receiver of a message requiring a response shall respond within *tVDMReceiverResponse* in order to ensure that the sender's *VDMResponseTimer* does not expire.

The *tVDMReceiverResponse* time shall be measured from the time the last bit of the message *EOP* has been received by the Physical Layer until the first bit of the response message Preamble has been transmitted by the Physical Layer.

6.5.12.2 **VDMModeEntryTimer**

The **VDMModeEntryTimer** shall be used by the Initiator's Policy Engine to ensure that the response to a Structured VDM **Enter Mode** Command request (ACK or NAK with ACK indicating that the requested Mode has been entered) arrives within a bounded time of **tVDMWaitModeEntry**. Failure to receive the expected response is detected when the **VDMModeEntryTimer** expires.

The Policy Engine's response when the *VDMModeEntryTimer* expires is to inform the Device Policy Manager (see Section 8.3.3.8.6).

The *VDMModeEntryTimer* shall be started from the time the last bit of the *GoodCRC* message *EOP* (i.e. the *GoodCRC* message corresponding to the VDM Command request) has been received by the Physical Layer. The *VDMModeEntryTimer* shall be stopped when the last bit of the expected Structured VDM Command response (ACK, NAK or BUSY) *EOP* has been received by the Physical Layer.

The receiver of a message requiring a response shall respond within *tVDMEnterMode* in order to ensure that the sender's *VDMModeEntryTimer* does not expire.

The *tVDMEnterMode* time shall be measured from the time the last bit of the message *EOP* has been received by the Physical Layer until the first bit of the response message Preamble has been transmitted by the Physical Layer.

6.5.12.3 **VDMModeExitTimer**

The *VDMModeExitTimer* shall be used by the Initiator's Policy Engine to ensure that the ACK response to a Structured VDM *Exit Mode* Command, indicating that the requested Mode has been exited, arrives within a bounded time of *tVDMWaitModeExit*. Failure to receive the expected response is detected when the *VDMModeExitTimer* expires.

The Policy Engine's response when the *VDMModeExitTimer* expires is to inform the Device Policy Manager (see Section 8.3.3.8.7).

The *VDMModeExitTimer* shall be started from the time the last bit of the *GoodCRC* message *EOP* (i.e. the *GoodCRC* message corresponding to the VDM Command requesting a response) has been received by the Physical Layer. The *VDMModeExitTimer* shall be stopped when the last bit of the expected Structured VDM Command response ACK *EOP* has been received by the Physical Layer.

The receiver of a message requiring a response shall respond within *tVDMExitMode* in order to ensure that the sender's *VDMModeExitTimer* does not expire.

The *tVDMExitMode* time shall be measured from the time the last bit of the message *EOP* has been received by the Physical Layer until the first bit of the response message Preamble has been transmitted by the Physical Layer.

6.5.12.4 **tVDMBusy**

The Initiator shall wait at least *tVDMBusy*, after receiving a BUSY Command response, before repeating the Structured VDM request again.

6.5.13 VCONN Timers

6.5.13.1 **VCONNOnTimer**

The *VCONNOnTimer* is used by the DFP or UFP during a VCONN Swap.

The **VCONNOnTimer** shall be started when:

- The last bit of the *EOP* of the *Accept* message is received by the DFP.
- The last bit of the EOP of GoodCRC message corresponding to the Accept message is received by the UFP.

The *VCONNOnTimer* shall be stopped when:

The last bit of the *EOP* of the *PS_RDY* message is received by the DFP or UFP.

The DFP or UFP, prior to sending the *PS_RDY* message, shall have turned VCONN On.

6.5.13.2 tVCONNSourceOff

The *tVCONNSourceOff* time applies during a Vconn swap. The initial Vconn source shall cease sourcing Vconn within *tVCONNSourceOff* of receipt of the last bit of the *EOP* of the *PS_RDY* message.

6.5.14 Time Values and Timers

Table 6-30 summarizes the values for the timers listed in this section. For each Timer Value, a given implementation shall pick a fixed value within the range specified. Table 6-31 lists the timers.

Table 6-30 Time Values

Parameter	Value (min)	Value (max)	Units	Section
tBISTMode		300	ms	6.5.9.1
tBISTReceive	1.0	1.2	ms	6.5.2
tBISTResponse		15	ms	6.5.9.2
tHardReset		5	ms	6.3.13
tHardResetComplete		5	ms	6.5.11
tNoResponse	4.5	5.5	S	6.5.8
tPSSourceOff	750	920	ms	6.5.7.2
tPSSourceOn	390	480	ms	6.5.7.3
tPSTransition	450	550	ms	6.5.7.1
tReceive	0.9	1.1	ms	6.5.1
tReceiverResponse		15	ms	6.5.3
tRemoveV _{BUS}		920	ms	6.4.1.2.2
tRetry		75	μs	6.5.1
tSenderResponse	24	30	ms	6.5.3
tSendSourceCap	1	2	S	6.5.5.1
tSinkActivity	120	150	ms	6.5.4.2
tSinkRequest	100		ms	6.5.6
tSinkWaitCap	2.1	2.5	S	6.5.5.2
tSoftReset		5	ms	6.5.4.1, 6.7.1
tSourceActivity	40	50	ms	6.5.4.1
tSwapSinkReady		15	ms	6.5.10.2
tSwapSourceStart	20		ms	6.5.10.2
tTransmit		195	μs	6.5.1
tTypeCSendSourceCap	100	200	ms	6.5.5.1
tTypeCSinkWaitCap	210	250	ms	6.5.5.2
tVCONNSourceOff		25	ms	6.5.13
tVCONNSourceOn		100	ms	6.5.13
tVDMBusy	100		ms	6.5.12.4
tVDMEnterMode		25	ms	6.5.12.2
tVDMExitMode		25	ms	6.5.12.3
tVDMReceiverResponse		15	ms	6.5.12.1
tVDMSenderResponse	24	30	ms	6.5.12.1
tVDMWaitModeEntry		100	ms	6.5.12.2
tVDMWaitModeExit		100	ms	6.5.12.3

Table 6-31 Timers

Timer	Parameter	Used By	Section
BISTReceiveErrorTimer	tBISTReceive	Protocol	6.5.2
BISTStartTimer	Defined by Tester	Policy Engine	6.5.9.3
CRCReceiveTimer	tReceive	Protocol	6.5.1
HardResetCompleteTimer	tHardResetComplete	Protocol	6.5.11
NoResponseTimer	tNoResponse	Policy Engine	6.5.8
PSSourceOffTimer	tPSSourceOff	Policy Engine	6.5.7.2
PSSourceOnTimer	tPSSourceOn	Policy Engine	6.5.7.3
PSTransitionTimer	tPSTransition	Policy Engine	6.5.7.1
SenderResponseTimer	tSenderResponse	Policy Engine	6.5.3
SinkActivityTimer	tSinkActivity	Policy Engine	6.5.4.2
SinkRequestTimer	tSinkRequest	Policy Engine	6.5.6
SinkWaitCapTimer	tSinkWaitCap, tTypeCSinkWaitCap	Policy Engine	6.5.5.2
SourceActivityTimer	tSourceActivity	Policy Engine	6.5.4.1
SourceCapabilityTimer	tSendSourceCap, tTypeCSendSourceCap	Policy Engine	6.5.5.1
SwapRecoveryTimer	tSwapRecover	Policy Engine	6.5.10
SwapSourceStartTimer	tSwapSourceStart	Policy Engine	6.5.10.2
VCONNOnTimer	tVCONNSourceOn	Policy Engine	6.5.13.1
VDMModeEntryTimer	tVDMWaitModeEntry	Policy Engine	6.5.12.2
VDMModeExitTimer	tVDMWaitModeExit	Policy Engine	6.5.12.3
VDMResponseTimer	tVDMSenderResponse	Policy Engine	6.5.12.1

6.6 Counters

6.6.1 MessageID Counter

The *MessageIDCounter* is a rolling counter, ranging from 0 to *nMessageIDCount*, used to detect duplicate messages. This value is used for the *MessageID* field in the header of each transmitted message.

Each Port shall maintain a copy of the last *MessageID* value received from its Port Partner. Devices that support multiple ports, such as Hubs, shall maintain copies of the last *MessageID* on a per Port basis. A DFP or Source which communicates using SOP* Packets shall maintain copies of the last *MessageID* for each type of *SOP** it uses.

The transmitter shall use the *MessageID* in a *GoodCRC* message to verify that a particular message was received correctly. The receiver shall use the *MessageID* to detect duplicate messages.

6.6.1.1 Transmitter Usage

The Transmitter shall use the *MessageID* as follows:

• Upon receiving either *Hard Reset* signaling, or a *Soft Reset* message, the transmitter shall set its *MessageIDCounter* to zero and re-initialize its retry mechanism.

- If a *GoodCRC* message with a *MessageID* matching the *MessageIDCounter* is not received before the *CRCReceiveTimer* expires, it shall retry the same packet up to *nRetryCount* times using the same *MessageID*.
- If a *GoodCRC* message is received with a *MessageID* matching the current *MessageIDCounter* before the *CRCReceiveTimer* expires, the transmitter shall re-initialize its retry mechanism and increment its *MessageIDCounter*.
- If the message is aborted by the higher layer protocol, the transmitter shall delete the message from it's transmit buffer, re-initialize its retry mechanism and increment its *MessageIDCounter*.

6.6.1.2 **Receiver Usage**

The Receiver shall use the *MessageID* as follows:

- When the first good packet is received after a reset, the receiver shall store a copy of the received MessageID value.
- For subsequent messages, if *MessageID* value in a received message is the same as the stored value, the receiver shall return a *GoodCRC* message with that *MessageID* value and drop the message (this is a retry of an already received message). Note: this shall not apply to the *Soft Reset* message which always has a *MessageID* value of zero.
- If *MessageID* value in the received message is different than the stored value, the receiver shall return a *GoodCRC* message with the new *MessageID* value, store a copy of the new *MessageID* value and process the message.

6.6.2 Retry Counter

The *RetryCounter* is used by a DFP or UFP whenever there is a message transmission failure (timeout of *CRCReceiveTimer*). If the *nRetryCount* retry fails, then the link shall be reset using the Soft Reset mechanism. Cable Plugs shall not retry messages.

6.6.3 Hard Reset Counter

The *HardResetCounter* is used to retry the Hard Reset whenever there is no response from the remote device (see Section 6.5.8). Once the Hard Reset has been retried *nHardResetCount* times then it shall be assumed that the remote device is non-responsive.

6.6.4 Capabilities Counter

The *CapsCounter* is used to count the number of *Source Capabilities* messages which have been sent by a Source at power up or after a Hard Reset. Implementation of the *CapsCounter* is optional but may be used by any Source which wishes to preserve power by not sending *Source Capabilities* messages after a period of time.

When the *CapsCounter* is implemented and the Source detects that a Sink is attached then after *nCapsCount Source Capabilities* messages have been sent the Source shall issue *Hard Reset* signaling up to *nHardResetCount* times (see Section 6.7.2) before it decides that the Sink is non-responsive and it stops sending *Source Capabilities* messages.

A Sink shall use the <code>SinkWaitCapTimer</code> to trigger the resending of <code>Source Capabilities</code> messages by a USB Power Delivery capable Source which has previously stopped sending <code>Source Capabilities</code> messages. Any Sink which is attached and does not detect a <code>Source Capabilities</code> message, shall issue <code>Hard Reset</code> signaling when the <code>SinkWaitCapTimer</code> times out in order to reset the Source. Resetting the Source shall also reset the <code>CapsCounter</code> and restart the sending of <code>Source Capabilities</code> messages.

6.6.5 BIST Error Counter

The Tester and UUT shall maintain a count of errors detected *BISTErrorCounter* (see Sections 6.4.3.1 and 6.4.3.2). The *BISTErrorCounter* shall contain the number of bits in error during a BIST Transmit or Receive test.

The **BISTErrorCounter** shall be a 16-bit counter that shall be set to zero upon the BIST test start. The **BISTErrorCounter** shall freeze at a value of FFFFh.

6.6.6 Counter Values and Counters

Table 6-33 lists the counters used in this section and Table 6-32 shows the corresponding parameters.

Table 6-32 Counter parameters

Parameter	Value	Section
nCapsCount	50	6.6.4
nHardResetCount	2	6.6.3
nMessageIDCount	7	6.6.1
nRetryCount	2	6.6.2

Table 6-33 Counters

Counter	Max	Section
BISTErrorCounter	FFFFh	6.6.5
CapsCounter	nCapsCount	6.6.4
HardResetCounter	nHardResetCount	6.6.3
MessageIDCounter	nMessageIDCount	6.6.1
RetryCounter	nRetryCount	6.6.2

6.7 Reset

Resets are a necessary response to protocol or other error conditions. USB Power Delivery defines two different types of reset; a Soft Reset, that resets protocol, and a Hard Reset which resets both the power supplies and protocol.

6.7.1 Soft Reset

A *Soft Reset* message is used to cause a Soft Reset of protocol communication when this has broken down in some way. It shall not have any impact on power supply operation, but shall be used whenever there is a protocol error that it is not possible to handle in another way. The Soft Reset may be triggered by either Port Partner in response to an error.

A failure to see a *GoodCRC* message in response to any message within *tReceive* (after *nRetryCount* retries), when a Port Pair is Connected, is indicative of a communications failure. This shall cause the Source to send a *Soft Reset* message, transmission of which shall be completed within *tSoftReset* of the *CRCReceiveTimer* expiring.

A Soft Reset shall impact the USB Power Delivery layers in the following ways:

- Physical Layer: Reset not required since the Physical Layer resets on each packet transmission/reception
- Protocol Layer: Reset *MessageIDCounter*, *RetryCounter* and state machines
- Policy Engine: Reset state dependent behavior
- power supply: Shall not change

A Soft Reset is performed using a sequence of protocol messages (see Table 8-6). Message numbers shall be set to zero prior to sending the **Soft Reset/Accept** message since the issue may be with the counters. The sender of a **Soft Reset** message shall reset its **MessageIDCounter** and **RetryCounter**, the receiver of the message shall reset its **MessageIDCounter** and **RetryCounter** before sending the **Accept** message response. Any failure in the Soft Reset process will trigger a Hard Reset when SOP Packets are being used or Cable Reset for any other SOP* Packets; for example a **GoodCRC** message is not received during the Soft Reset process (see Sections 6.7.2 and).

6.7.2 Hard Reset

6.7.2.1 Hard Reset Common Requirements

Hard Resets are signaled by an ordered set as defined in Section 5.6.4. Both the sender and recipient shall cause their power supplies to return to their default states (see Sections 7.3.12 to 7.3.17 for details of voltage transitions). In addition their respective Protocol Layers shall be reset as for the Soft Reset. This allows the attached devices to be in a state where they can re-establish USB PD communication. Hard Reset is retried up to *nHardResetCount* times (see also Sections 6.5.8 and 6.6.3).

6.7.2.2 **Type-A/B and Hard Reset**

When there has been a Type-A/B Power Role Swap, a Hard Reset shall cause the Port Partners to return to their default Source/Sink roles. A Type-A Port shall return to Source operation. A Type-C Port shall return to Sink operation.

6.7.2.3 **Type-C and Hard Reset**

A Hard Reset shall not cause any change to either the R_p/R_d resistor being asserted, to the Data Role or to the Source of VCONN. If the Hard Reset is insufficient to clear the error condition then the Port should use error recovery mechanisms as defined in [USBType-C1.0].

6.7.2.4 Cable Plugs and Hard Reset

Cable Plugs shall not generate *Hard Reset* signaling but shall monitor for *Hard Reset* signaling between the Port Partners and shall reset when this is detected (see Section 8.3.3.9.3). The Cable Plugs shall perform the equivalent of a power cycle returning to their initial power up state. This allows the attached products to be in a state where they can re-establish USB PD communication.

6.7.2.5 Modal Operation and Hard Reset

A Hard Reset shall cause all Modes to be exited by both Port Partners and any Cable Plugs (see Section 6.4.4.3.4).

6.7.3 Cable Reset

Cable Resets are signaled by an ordered set as defined in Section 5.6.5. Both the sender and recipient of *Cable Reset* signaling shall reset their respective Protocol Layers. The Cable Plugs shall perform the equivalent of a power cycle returning to their initial power up state. This allows the attached products to be in a state where they can re-establish USB PD communication.

Cable Plugs shall not generate *Cable Reset* signaling but shall reset when *Cable Reset* signaling is present.

A Cable Reset shall cause all Modes currently active in the Cable Plugs to be exited (see Section 6.4.4.3.4).


6.8 State behavior

6.8.1 Introduction to state diagrams used in Chapter 6

The state diagrams defined in Section 6.8 are normative and shall define the operation of the Power Delivery protocol layer. Note that these state diagrams are not intended to replace a well written and robust design.

Figure 6-17 shows an outline of the states defined in the following sections. At the top there is the name of the state. This is followed by "Actions on entry" a list of actions carried out on entering the state and in some states "Actions on exit" a list of actions carried out on exiting the state.

Figure 6-17 Outline of States



Transitions from one state to another are indicated by arrows with the conditions listed on the arrow. Where there are multiple conditions these are connected using either a logical OR "|" or a logical AND "&". The inverse of a condition is shown with a "NOT" in front of the condition.

In some cases there are transitions which can occur from any state to a particular state. These are indicated by an arrow which is unconnected to a state at one end, but with the other end (the point) connected to the final state.

In some state diagrams it is necessary to enter or exit from states in other diagrams. Figure 6-18 indicates how such references are made. The reference is indicated with a hatched box. The box contains the name of the referenced state.

Figure 6-18 References to states



Timers are included in many of the states. Timers are initialized (set to their starting condition) and run (timer is counting) in the particular state it is referenced. As soon as the state is exited then the timer is no longer active. Timeouts of the timers are listed as conditions on state transitions.

Conditions listed on state transitions will come from one of three sources:

- Messages received from the PHY Layer
- Events triggered within the Protocol Layer e.g. timer timeouts
- Message and related indications passed up to the Policy Engine from the Protocol Layer (message sent, message received etc.)

6.8.2 State Operation

The following section details Protocol Layer State Operation when sending and receiving SOP* Packets. For each SOP* Communication being sent and received there shall be separate Protocol Layer Transmission and Protocol Layer Reception and BIST State Machine instances, with their own counter and timer instances. Soft Reset shall only apply to the State Machine instances it is targeted at based on the type of SOP* Packet used to send the *Soft Reset* message. The Hard Reset State Machine (including Cable Reset) shall apply simultaneously to all Protocol Layer State Machine instances active in the DFP, UFP and Cable Plug (if present).

Protocol Layer Message Transmission 6.8.2.1

Figure 6-19 shows the state behavior for the Protocol Layer when transmitting a message.




Figure 6-19 Protocol Layer message transmission

The Protocol Layer shall enter the PRL_Tx_PHY_Layer_Reset state:

- At startup.
- As a result of a Soft Reset request being received by the PHY Layer.
- On exit from a Hard Reset.

On entry to the PRL_Tx_PHY_Layer_Reset state the Protocol Layer shall reset the PHY Layer (clear any outstanding messages and enable communications).

The Protocol Layer shall transition to the PRL_Tx_Wait_for_Message_Request state when:

When the PHY Layer reset is complete.

In the PRL Tx Wait for Message Request state the Protocol Layer waits until the Policy Engine directs it to send a message. This shall be the startup state for the Protocol Layer message transmission and also the starting state when exiting from a Hard Reset.

¹ The CRCReceiveTimer is only started after the PHY has sent the message. If the message is not sent due to a busy channel then the CRCReceiveTimer will not be

started (see Section 6.5.1).

This indication is sent by the PHY Layer when a message has been discarded due to V_{BUS} or CC being busy, and after V_{BUS} or CC becomes idle again (see Section 1.5.1). 5.8). The CRCReceiveTimer is not running in this case since no message has been sent.

On entry to the PRL_Tx_Wait_for_Message_Request state the Protocol Layer shall reset the RetryCounter.

The Protocol Layer shall transition to the *PRL_Tx_Construct_Message* state when:

• A message request is received from the Policy Engine which is not a *Soft Reset* message.

The Protocol Layer shall transition to the *PRL_Tx_Layer_Reset_for_Transmit* state when:

• A message request is received from the Policy Engine which is a *Soft Reset* message.

On entry to the *PRL_Tx_Layer_Reset_for_Transmit* state the Protocol Layer shall reset the *MessageIDCounter*. The Protocol Layer shall transition Protocol Layer message reception to the *PRL_Rx_Wait_for_PHY_Message* state (see Section 6.8.2.2.1) in order to reset the stored *MessageID*.

The Protocol Layer shall transition to the *PRL Tx Construct Message* State when:

• The layer reset actions in this state have been completed.

On entry to the *PRL_Tx_Construct_Message* state the Protocol Layer shall construct the message requested by the Policy Engine, or resend a previously constructed message, and then pass this message to the PHY Layer.

The Protocol Layer shall transition to the *PRL_Tx_Wait_for_PHY_Response* state when:

• The message has been sent to the PHY Layer.

On entry to the *PRL_Tx_Wait_for_PHY_Response* State, once the message has been sent, the Protocol Layer shall initialize and run the *CRCReceiveTimer* (see Section 6.5.1).

The Protocol Layer shall transition to the *PRL_Tx_Match_MessageID* state when:

• A *GoodCRC* message response is receive from the PHY Layer.

The Protocol Layer shall transition to the *PRL_Tx_Check_RetryCounter* state when:

- The *CRCReceiveTimer* times out
- Or the PHY Layer indicates that a message has been discarded due to the channel being busy but the channel is now idle (see Section 5.7).

On entry to the *PRL_Tx_Match_MessageID* state the Protocol Layer shall compare the *MessageIDCounter* and the *MessageID* of the received *GoodCRC* message.

The Protocol Layer shall transition to the *PRL_Tx_Message_Sent* state when:

• The MessageIDCounter and the **MessageID** of the received **GoodCRC** message match.

The Protocol Layer shall transition to the **PRL_Tx_Check_RetryCounter** state when:

• The MessageIDCounter and the *MessageID* of the received *GoodCRC* message do not match.

On entry to the *PRL_Tx_Message_Sent* state the Protocol Layer shall increment the *MessageIDCounter*, reset the *RetryCounter* and inform the Policy Engine that the message has been sent.

The Protocol Layer shall transition to the *PRL Tx Wait for Message Request* state when:

The Policy Engine has been informed that the message has been sent.

On entry to the *PRL_Tx_Check_RetryCounter* state the Protocol Layer in a DFP or UFP shall increment the value of the *RetryCounter* and then check it in order to determine whether it is necessary to retry sending the message. Note that Cable Plugs do not retry messages and so do not use the *RetryCounter*.

The Protocol Layer shall transition to the *PRL_Tx_Construct_Message* state in order to retry message sending when:

- RetryCounter ≤ nRetryCount and
- This is not a Cable Plug.

The Protocol Layer shall transition to the *PRL Tx Transmission Error* state when:

- RetryCounter > nRetryCount or
- This is a Cable Plug, which does not retry.

On entry to the *PRL_Tx_Transmission_Error* state the Protocol Layer shall inform the Policy Engine of the transmission error.

The Protocol Layer shall transition to the PRL_Tx_Wait_for_Message_Request state when:

The Policy Engine has been informed of the transmission error.

Protocol Layer message transmission shall enter the *PRL_Tx_Discard_Message* state whenever Protocol Layer Message reception receives an incoming message.

On entry to the *PRL_Tx_Discard_Message* state, if there is a message queued awaiting transmission, the Protocol Layer shall discard the message and increment the *MessageIDCounter*.

The Protocol Layer shall transition to the <code>PRL_Tx_PHY_Layer_Reset</code> state when:

• Discarding is complete i.e. the message queue is empty.

6.8.2.2 **Protocol Layer Message Reception**

Figure 6-20 shows the state behavior for the Protocol Layer when receiving a message.




Figure 6-20 Protocol layer message reception

The Protocol Layer shall enter the *PRL_Rx_Wait_for_PHY_Message* state:

- At startup.
- As a result of a Soft Reset request from the Policy Engine.
- On exit from a Hard Reset.

In the PRL_Rx_Wait_for_PHY_Message state the Protocol Layer waits until the PHY Layer passes up a received message.

The Protocol Layer shall transition to the PRL_Rx_Send_GoodCRC state when:

A message is passed up from the PHY Layer.

The Protocol Layer shall transition to the *PRL_Rx_Layer_Reset_for_Receive* state when:

A Soft Reset message is received from the PHY Layer.

On entry to the PRL Rx Layer Reset for Receive state the Protocol Layer shall reset the MessageIDCounter and clear the stored *MessageID*. The Protocol Layer shall transition Protocol Layer message transmission to the **PRL_Tx_Wait_for_Message_Request** state (see Section 6.8.2.1.1).

The Protocol Layer shall transition to the PRL_Rx_Send_GoodCRC State when:

The Soft Reset actions in this state have been completed.

¹ This indication is sent by the PHY when a message has been discarded due to V_{BUS} or CC being busy, and after V_{BUS}

or CC becomes idle again (see Section 5.8).

In the case of a Ping message being received, in order to maintain robust communications in the presence of collisions, the outgoing message should not be discarded.

On entry to the *PRL_Rx_Send_GoodCRC* state the Protocol Layer shall construct a *GoodCRC* message and request the PHY Layer to transmit it.

The Protocol Layer shall transition to the *PRL_Rx_Check_MessageID* state when:

- The *GoodCRC* message has been passed to the PHY Layer or
- The PHY Layer indicates that a message has been discarded due to V_{BUS} or CC being busy but V_{BUS} or CC is now idle (see Section 5.7)

On entry to the *PRL_Rx_Check_MessageID* state the Protocol Layer shall compare the *MessageID* of the received message with its stored value if a value has previously been stored.

The Protocol Layer shall transition to the *PRL Rx Wait for PHY Message* state when:

 The MessageID of the received message equals the stored MessageID value since this is a message retry which shall be discarded.

The Protocol Layer shall transition to the *PRL_Rx_Store_MessageID* state when:

- The MessageID of the received message does not equal the stored MessageID value since this is a new message or
- This is the first received message and no *MessageID* value is currently stored.

On entry to the <code>PRL_Rx_Store_MessageID</code> state the Protocol Layer shall transition Protocol Layer message transmission to the <code>PRL_Tx_Discard_Message</code> state (except when a <code>Ping</code> message has been received in which case the <code>PRL_Tx_Discard_Message</code> state should not be entered), replace the stored value of <code>MessageID</code> with the value of <code>MessageID</code> in the received message and pass the message up to the Policy Engine.


The Protocol Layer shall transition to the *PRL Rx Wait for PHY Message* state when:

• The message has been passed up to the Policy Engine.

6.8.2.3 **Hard Reset operation**

Figure 6-21 shows the state behavior for the Protocol Layer when receiving a Hard Reset request from the Policy Engine or *Hard Reset* signaling from the Physical Layer (see also Section 6.7.2).

Figure 6-21 Hard Reset



¹ If the HardResetTimer timeout occurs this means that the PHY is still waiting to send the Hard Reset due to a non-idle channel. This condition will be cleared once the PE Hard Reset is completed.

² Cable Plugs do not generate Hard Reset signaling but are required to monitor for Hard Reset signaling between the Port Partners and respond by resetting.
³ Cable Reset signalling is only recognised by a Cable Plug.

```
6.8.2.3.1 PRL HR Reset Layer state
```

The <code>PRL_HR_Reset_Layer</code> State defines the mode of operation of both the Protocol Layer transmission and reception state machines during a Hard Reset. During this mode no USB Power Delivery protocol messages are sent or received; only <code>Hard Reset</code> signaling is present after which the communication channel is assumed to have been disabled by the Physical Layer until completion of the Hard Reset.

The Protocol Layer shall enter the *PRL_HR_Reset_Layer* state from any other state when:

- A Hard Reset Request is received from the Policy Engine or
- *Hard Reset* signaling is received from the Physical Layer

On entry to the <code>PRL_HR_Reset_Layer</code> state the Protocol Layer shall reset the <code>MessageIDCounter</code>. It shall also reset the states of the Protocol Layer transmission and reception state machines to their starting points. The Protocol Layer transmission state machine shall transition to the <code>PRL_Tx_Wait_for_Message_Request</code> state. The Protocol Layer reception state machine shall transition to the <code>PRL_Rx_Wait_for_PHY_Message</code> state.

The Protocol Layer shall transition to the *PRL_HR_Request_Hard_Reset* state when:

- The Protocol Layer's reset is complete and
- The Hard Reset request has originated from the Policy Engine.

The Protocol Layer shall transition to the *PRL_HR_Indicate_Hard_Reset* state when:

- The Protocol Layer's reset is complete and
 - o The Hard Reset request has been passed up from the Physical Layer or
 - A Cable Reset request has been passed up from the Physical Layer (Cable Plug only).

On entry to the *PRL_HR_Indicate_Hard_Reset* state the Protocol Layer shall indicate to the Policy Engine that Hard Reset signaling has been received.

The Protocol Layer shall transition to the *PRL_HR_Wait_for_PE_Hard_Reset_Complete* state when:

• The Indication to the Policy Engine has been sent.

On entry to the *PRL_HR_Request_Hard_Reset* state the Protocol Layer shall request the Physical Layer to send *Hard Reset* signaling.

The Protocol Layer shall transition to the **PRL_HR_Wait_for_PHY_Hard_Reset_Complete** state when:

• The Physical Layer *Hard Reset* signaling request has been sent.

In the <code>PRL_HR_Wait_for_PHY_Hard_Reset_Complete</code> state the Protocol Layer shall start the <code>HardResetCompleteTimer</code> and wait for the PHY Layer to indicate that the Hard Reset has been completed.

The Protocol Layer shall transition to the *PRL_HR_PE_Hard_Reset_Complete* state when:

- A Hard Reset complete indication is received from the PHY Layer or
- The *HardResetCompleteTimer* times out.

On entry to the *PRL_HR_Hard_Reset_Requested* state the Protocol Layer shall inform the Policy Engine that the PHY Layer has been requested to perform a Hard Reset.

The Protocol Layer shall transition to the **PRL HR Wait for PE Hard Reset Complete** state when:

• The Indication to the Policy Engine has been sent.

In the <code>PRL_HR_Wait_for_PE_Hard_Reset_Complete</code> state the Protocol Layer shall wait for the Policy Engine to indicate that the Hard Reset has been completed.

The Protocol Layer shall transition to the *PRL_HR_PE_Hard_Reset_Complete* state when:

• A Hard Reset complete indication is received from the Policy Engine.

On entry to the <code>PRL_HR_PE_Hard_Reset_Complete</code> state the Protocol Layer shall inform the Physical Layer that the Hard Reset is complete.

The Protocol Layer shall exit from the Hard Reset and return to normal operation when:

The Physical Layer has been informed that the Hard Reset is complete so that it will re-enable the
communications channel. If *Hard Reset* signaling is still pending due to a non-idle channel this shall be cleared
and not sent.

6.8.3 BIST Operation

6.8.3.1 **BIST Transmitter Test**

Figure 6-22 shows the state behavior for the Protocol Layer when in BIST Transmitter Test mode and transmitting BIST Transmitter Test Frames. The Protocol Layer changes from normal operation for Protocol Message Layer Transmission (see Section 6.8.2.1) to BIST Transmitter Test Mode when directed by the Policy Engine.




Figure 6-22 BIST Transmitter Test

6.8.3.1.1 PRL_BIST_Tx_Init_PRBS state

The Protocol Layer shall enter the *PRL_BIST_Tx_Init_PRBS* state from the *PRL_Tx_Wait_for_Message_Request* state (see Section 6.8.2.1.1) when:

The Policy Engine requests the Protocol Layer to enter BIST Transmitter Test Mode.

On entry to the *PRL_BIST_Tx_Init_PRBS* state the Protocol Layer shall request the Physical Layer to reset the *BISTErrorCounter* and preload the PRBS (see Section 5.9.1).

The Protocol Layer shall transition to the PRL_BIST_Tx_Wait_Test_Frame_Request state when:

The PRBS generator has been preloaded.

On entry to the *PRL_BIST_Tx_Wait_Test_Frame_Request* state the Protocol Layer shall wait for a Test Frame from the Policy Engine.

The Protocol Layer shall transition to the *PRL_BIST_Tx_Test_Frame* state when:

• When a request to transmit a Test Frame is received from the Policy Engine.

On entry to the <code>PRL_BIST_Tx_Test_Frame</code> state the Protocol Layer shall request the Physical Layer to construct the Test Frame.

The Protocol Layer shall transition to the *PRL_BIST_Tx_PHY_Response* state when:

• The Test Frame request has been sent to the Physical Layer.

In the *PRL_BIST_Tx_PHY_Response* state the Protocol Layer shall wait for the Physical Layer to provide a response to the Test Frame.

On entry to the <code>PRL_BIST_Tx_PHY_Response</code> state the Protocol Layer shall initialize and run the <code>BISTReceiveErrorTimer</code>.

On exit from the *PRL_BIST_Tx_PHY_Response* state the Protocol Layer shall inform the Policy Engine either of the received Error Counter value or of a *BISTReceiveErrorTimer* timeout.

The Protocol Layer shall transition to the **PRL_BIST_Tx_Wait_Test_Frame_Request** state (see Section 6.8.2.1.6) when:

- An error counter response is received from the Physical Layer.
- Or the **BISTReceiveErrorTimer** times out.

6.8.3.2 BIST Receiver Test

Figure 6-23 shows the state behavior for the Protocol Layer when in BIST Receiver Test mode and receiving BIST Receiver Test Frames. The Protocol Layer changes from normal operation for Protocol Layer Message Reception (see Section 6.8.2.2) to BIST Receiver Test Mode when directed by the Policy Engine. Exit from this mode of operation is via Hard Reset (see Section 6.8.2.3).

PRL_Rx_Wait_for_PHY_Message BIST Rx Test Mode Request received from Policy Engine PRL_BIST_Rx_Reset_Counter Actions on entry: Request Physical Layer to Reset BISTErrorCounter and preload PRBS BISTErrorCounter reset PRL_BIST_Rx_Test_Frame Actions on entry: Wait for test Frame from PHY (Receiver Test) BISTErrorCounter received from PHY PRL_BIST_Rx_Error_Count Actions on entry: Policy Engine informed Construct and send BIST error count message to PHY Error Count sent PRL_BIST_Rx_Inform_Policy Actions on entry: Inform Policy Engine Error Count has been sent

Figure 6-23 BIST Receiver Test

6.8.3.2.1 PRL BIST Rx Reset Counter state

The Protocol Layer shall enter the <code>PRL_BIST_Rx_Reset_Counter</code> state from the <code>PRL_Rx_Wait_for_PHY_Message</code> states when:

• A BIST Receiver Test Mode request is received from the Policy Engine.

On entry to the *PRL_BIST_Rx_Reset_Counter* state the Protocol Layer shall request the Physical Layer to reset the *BISTErrorCounter* and preload the PRBS (see Section 5.9.1).

The Protocol Layer shall transition to the *PRL_BIST_Rx_Test_Frame* state when:

• The **BISTErrorCounter** has been reset by the Physical Layer.

In the PRL_BIST_Rx_Test_Frame State the Protocol Layer shall wait for the Physical Layer to receive the next Test Frame.

The Protocol Layer shall transition to the *PRL_BIST_Rx_Error_Count* state when:

• The current value of the **BISTErrorCounter** is received from the PHY Layer.

6.8.3.2.3 PRL_BIST_Rx_Error_Count state

On entry to the <code>PRL_BIST_Rx_Error_Count</code> state the Protocol Layer shall construct a <code>BIST</code> message with a Data Object of <code>Returned BIST Counters</code> using the <code>BISTErrorCounter</code> value returned by the Physical Layer. This <code>BIST</code> message shall be passed to the Physical Layer for transmission.

The Protocol Layer shall transition to the *PRL_BIST_Rx_Inform_Policy* state when:

• The **BIST** message has been sent.

On entry to the *PRL_BIST_Rx_Inform_Policy* state the Protocol Layer shall inform the Policy Engine that the *BIST* message containing the *BISTErrorCounter* has been sent.

The Protocol Layer shall transition to the *PRL_BIST_Rx_Test_Frame* state when:

The Policy Engine has been informed that the BIST message containing the BISTErrorCounter has been sent.

6.8.4 List of Protocol Layer States

Table 6-34 lists the states used by the various state machines.

Table 6-34 Protocol Layer States

State name	Section
Protocol Layer Message Transmission	
PRL_Tx_PHY_Layer_Reset	6.8.2.1.1
PRL_Tx_Wait_for_Message_Request	6.8.2.1.2
PRL_Tx_Layer_Reset_for_Transmit	6.8.2.1.3
PRL_Tx_Construct_Message	6.8.2.1.4
PRL_Tx_Wait_for_PHY_Response	6.8.2.1.5
PRL_Tx_Match_MessageID	6.8.2.1.6
PRL_Tx_Message_Sent	6.8.2.1.7
PRL_Tx_Check_RetryCounter	6.8.2.1.8
PRL_Tx_Transmission_Error	6.8.2.1.9
PRL_Tx_Discard_Message	6.8.2.1.10
Protocol Layer Message Reception	
PRL_Rx_Wait_for_PHY_Message	6.8.2.2.1
PRL_Rx_Layer_Reset_for_Receive	6.8.2.2.2
PRL_Rx_Send_GoodCRC	6.8.2.2.3
PRL_Rx_Check_MessageID	6.8.2.2.4
PRL_Rx_Store_MessageID	6.8.2.2.5
Hard Reset Operation	
PRL_HR_Reset_Layer	6.8.2.3.1
PRL_HR_Indicate_Hard_Reset	6.8.2.3.2
PRL_HR_Request_Hard_Reset	6.8.2.3.3

State name	Section
PRL_HR_Wait_for_PHY_Hard_Reset_Complete	6.8.2.3.4
PRL_HR_Hard_Reset_Requested	6.8.2.3.5
PRL_HR_Wait_for_PE_Hard_Reset_Complete	6.8.2.3.6
PRL_HR_PE_Hard_Reset_Complete	6.8.2.3.7
BIST Transmitter Test	
PRL_BIST_Tx_Init_PRBS	6.8.3.1.1
PRL_BIST_Tx_Wait_Test_Frame_Request	6.8.3.1.2
PRL_BIST_Tx_Test_Frame	6.8.3.1.3
PRL_BIST_Tx_PHY_Response	6.8.3.1.4
BIST Receiver Test	
PRL_BIST_Rx_Reset_Counter	6.8.3.2.1
PRL_BIST_Rx_Test_Frame	6.8.3.2.2
PRL_BIST_Rx_Error_Count	6.8.3.2.3
PRL_BIST_Rx_Inform_Policy	6.8.3.2.4

7. Power Supply

7.1 Source Requirements

7.1.1 Behavioral Aspects

The Source in a Provider or Provider/Consumer exhibits the following behaviors.

- Shall be backward compatible with legacy V_{BUS} ports.
- Shall supply the default [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] voltage and current to V_{BUS} when the USB cable is attached (USB Default Operation).
- Shall supply the default *[USB2.0]*, *[USB3.1]*, *[USBType-C1.0]* or *[BC1.2]* voltage and current to V_{BUS} when a Contract does not exist (USB Default Operation).
- Shall return *vSafe0V* for some time then return to *vSafe5V* when *Hard Reset* signaling is received.
- Shall control V_{BUS} voltage transitions as bound by undershoot, overshoot and transition time requirements.

The Source in a Consumer/Provider exhibits the following behaviors.

- Shall support Dead Battery operation as defined in Section 4.1.1 for Type-A to Type-B connections and as defined in [USBType-C1.0] for Type-C to Type-C connections.
- Shall return to Sink operation when *Hard Reset* signaling is received.
- Shall control V_{BUS} voltage transitions as bound by undershoot, overshoot and transition time requirements.

7.1.2 Source Bulk Capacitance

The Source shall have a bulk capacitance located between the output of the power supply and the transceiver isolation impedance as shown in Figure 7-1. The Source bulk capacitance shall not be placed between the transceiver isolation impedance and the USB receptacle. The bulk capacitance consists of C1 and C2 as shown in Figure 7-1. The Ohmic Interconnect may consist of PCB traces for power distribution or power switching devices. The capacitance may be a single capacitor, a capacitor bank or distributed capacitance. If the power supply is shared across multiple ports, bulk capacitance is defined as *cSrcBulkShared*. If the power supply is dedicated to a single Port, the minimum bulk capacitance is defined as *cSrcBulk*.

The Source bulk capacitance is allowed to change for a newly negotiated power level. The capacitance change shall occur before the Source is ready to operate at the new power level. During a Power Role Swap, the Default Source shall transition to Swap Standby before operating as the new Sink. Any change in bulk capacitance required to complete the Power Role Swap shall occur during Swap Standby.




Figure 7-1 Placement of Source Bulk Capacitance

* zIsolation is only required where BFSK over V_{BUS} signaling is implemented otherwise this can be omitted

7.1.3 Types of Sources

Consistent with the Power Data Objects discussed in Section 6.4.1, the three possible power supply types that are available as Sources in a USB Power Delivery System are:

- Fixed Supply is used to expose well regulated fixed voltage power supplies. Sources shall support at least one fixed power source capable of supplying *vSafe5V*. The output voltage of a Fixed Supply shall be specified in terms of an absolute tolerance, *vSrcNew*, relative to the nominal value. Refer to Table 7-22 for the output voltage tolerance specification.
- Variable power supply (non-battery) is used to expose very poorly regulated Sources. The output voltage of a
 Variable power supply (non-battery) shall be specified as vSrcNew, in terms of an absolute maximum output
 voltage and an absolute minimum output voltage.
- Battery Supply is used to expose batteries than can be connected directly as a Source to V_{BUS}. The output voltage of a Battery Supply shall be specified as *vSrcNew*, in terms of an absolute maximum output voltage and an absolute minimum output voltage.

7.1.4 Positive Voltage Transitions

The Source shall transition V_{BUS} from the starting voltage to the higher new voltage in a controlled manner. The negotiated new voltage (e.g., 12V or 20V) defines the typical value for *vSrcNew*. If the newly negotiated voltage is 5V, then *vSafe5V* limits shall apply. During the positive transition the Source shall be able to supply the Sink standby power and the transient current to charge the total bulk capacitance on V_{BUS}. The slew rate of the positive transition shall not exceed *vSrcSlewPos*. The Source output voltage during a positive transition shall settle within the Source output tolerance range *vSrcNew*. The Source shall be able to supply the negotiated power level at the new voltage by *tSrcReady*. The positive voltage transition shall remain monotonic while the transitioning voltage is below *vSrcValid* min and shall remain within the *vSrcValid* range upon crossing *vSrcValid* min as shown in Figure 7-2. The starting time, t0, in Figure 7-2 starts *tSnkTransition* after the last bit of the *EOP* of the *GoodCRC* message has been transmitted on V_{BUS}.




Figure 7-2 Transition Envelope for Positive Voltage Transitions

When a positive voltage transition is started, the V_{BUS} voltage may decrease at the onset of the transition. When the starting voltage on V_{BUS} for the transition is **vSafe5V**, the V_{BUS} voltage shall not droop below **vSafe5V** min. When the starting voltage on V_{BUS} is any voltage other than **vSafe5V**, the V_{BUS} voltage shall not droop below **vSrcValid** min.

During normal operation, not including V_{BUS} transitions or discharge, V_{BUS} shall not go beyond the limits of *vSrcValid* (or *vSafe5V* if V_{BUS} is 5V). This limitation shall apply to static and transient V_{BUS} behavior across all single port and multi-port power configurations.

7.1.5 Negative Voltage Transitions

Negative voltage transitions are defined as shown in Figure 7-3 and are specified in a similar manner to positive voltage transitions. Figure 7-3 does not apply to **vSafe0V** transitions. If the newly negotiated voltage is 5V, then **vSafe5V** limits shall apply. The slew rate of the negative transition shall not exceed **vSrcSlewNeg**. The negative voltage transition shall remain monotonic while the transitioning voltage is above **vSrcValid** max and shall remain within the **vSrcValid** range upon crossing **vSrcValid** max as shown in Figure 7-3. The starting time, t0, in Figure 7-3 starts **tSnkTransition** after the last bit of the **EOP** of the **GoodCRC** message has been transmitted on V_{BUS}.




Figure 7-3 Transition Envelope for Negative Voltage Transitions

7.1.6 Response to Hard Resets

Hard Reset signaling indicates a communication failure has occurred and the Source shall revert to a safe operating voltage as specified in Figure 7-4. The safe operating voltage is specified as vSafe0V. The USB connection may reset during a Hard Reset since the V_{BUS} voltage will be less than vSafe5V for an extended period of time. After establishing the safe voltage condition on V_{BUS} , the power supply shall wait tSrcRecover before powering V_{BUS} to vSafe5V. Device operation during and after a Hard Reset is defined as follows:

- Self-powered devices should not disconnect from USB during a Hard Reset (see Section 9.1.2).
- Self-powered devices operating at more than *vSafe5V* may not maintain full functionality after a *Hard Reset*.
- Bus powered devices will disconnect from USB during a Hard Reset due to the loss of their power source.

When a Hard Reset occurs the Source shall start to transition the V_{BUS} voltage to vSafe0V after the last bit of the Hard Reset signaling has been transmitted on V_{BUS} . The Source shall meet both tSafe5V and tSafe0V relative to the start of the voltage transition as shown in Figure 7-4.




Figure 7-4 Source Response to Hard Reset

7.1.7 Changing the Output Power Capability

Some USB Power Delivery negotiations will require the Source to adjust its output power capability without changing the output voltage. In this case the Source shall be able to supply a higher or lower load current within *tSrcReady*.

7.1.8 Safe Operating Considerations

The Source shall provide short circuit current limiting to protect its Port from prolonged exposure to excessive current draw. For the purposes of this standard, excessive current draw is defined as any current that significantly exceeds the output capability of the power supply or the contact rating of the receptacle. The maximum steady state operating current of the Source shall be the lesser of these two values. For example, the Source Port powered by a 6A power supply connected to two 3A receptacles will provide a maximum continuous operating current of 3A on each receptacle. The short circuit protection mechanism shall be designed to avoid tripping at the maximum continuous operating current of the Source Port and shall not interfere with negotiated current levels. The protected Port shall recover automatically, by performing a Hard Reset, when the fault is removed and resume operation at *vSafe5V* within *tShortCctRecover* of the fault removal. Mechanical or user intervention shall not be required to reset the short circuit protection mechanism unless the Provider is purely a power source, which does not support USB communication, when mechanical intervention may be used.

Safe operation mandates that Power Delivery Sources shall be tolerant of vSafe5V being present on V_{BUS} when simultaneously applying power to V_{BUS} . This shall not interfere with normal PD communication.

A USB detach can be detected mechanically (e.g. Standard-A receptacle with insertion detect) or electrically (e.g. CC detection on the Type-C or via the ID pin on the Micro-A plug or using Attach Detection Protocol from [USBOTG2.0]). When the Source is capable of detecting a detach either mechanically or electrically, the Source shall transition to vSafe0V relative to when the detach event occurred (i.e. physical removal of the plug). During the transition to vSafe0V the V_{BUS} voltage shall be below vSafe5V max by tSafe5V relative to when the detach event occurred (i.e. physical removal of the plug) and shall not exceed vSafe5V max after this time.

7.1.9 Output Voltage Tolerance and Range

The Source output voltage tolerance, *vSrcNew*, shall be measured at the connector receptacle. The output tolerance includes load regulation, transient response and output ripple. The stability of the Source shall be tested in 25% load

step increments from minimum load to maximum load and also from maximum load to minimum load. The transient behavior of the load current is defined in Section 7.2.6. The time between each step should be sufficient to allow for the output voltage to settle in between load steps. The output voltage tolerance does not include undershoot and overshoot that may occur during voltage transitions. In some systems it may be necessary to design the Source to compensate for the voltage drop between the output stage of the power supply electronics and the receptacle contact. The determination of when compensation may be necessary is left to the discretion of the implementation. Refer to Table 7-22 for the output voltage tolerance specifications that shall be used for the Source.

7.1.10 Charging and Discharging the Bulk Capacitance on V_{BUS}

The Source shall charge and discharge the bulk capacitance on V_{BUS} whenever the Source voltage is negotiated to a different value. The charging or discharging occurs during the voltage transition and shall not interfere with the Source's ability to meet tSrcReady.

7.1.11 Swap Standby for Sources

Sources and Sinks of a Dual-Role Port shall support Swap Standby. Swap Standby occurs for the Source after the Source power supply has discharged the bulk capacitance on V_{BUS} to *vSafe0V* as part of the Power Role Swap transition.

While in Swap Standby:

- The Source shall not drive V_{BUS} that is therefore expected to remain at vSafe0V.
- Any discharge circuitry that was used to achieve vSafe0V shall be removed from V_{BUS}.
- The Dual-Role Port shall be configured as a Sink
- The USB connection shall not reset even though *vSafe5V* is no longer present on V_{BUS} (see Section 9.1.2).

The **PS_RDY** message associated with the Source being in Swap Standby shall be sent after the V_{BUS} drive is removed. The time for the Source to transition to Swap Standby shall not exceed **tSrcSwapStdby**. Upon entering Swap Standby the Source has relinquished its role as Source and is ready to become the new Sink. The transition time from Swap Standby to being the new Sink shall be no more than **tNewSnk**. The new Sink may start using power after the new Source sends the **PS_RDY** message.

7.1.12 Source Peak Current Operation

A Source that has the Fixed Supply PDO Peak Current bits set to 01b, 10b and 11b shall be designed to support one of the overload capabilities defined in Table 6-7. The overload conditions are bound in magnitude, duration and duty cycle as listed in Table 6-7. Sources are not required to support continuous overload operation. When the overload capability is exceeded, the Source is expected take whatever action is necessary to prevent electrical or thermal damage to the Source. The Source may send a new *Source Capabilities* message with the Fixed Supply PDO Peak Current bits set to 00b to prohibit overload operation even if an overload capability was previously negotiated with the Sink.

7.1.13 BFSK over V_{BUS} Considerations for Sources

The following sections list Source power supply considerations when applying BFSK signaling to V_{BUS} .

7.1.13.1 Transceiver Isolation Impedance

For BFSK signaling over V_{BUS} an isolation impedance as specified in Section 5.8.2.2 is used to isolate the transceiver from the capacitive loading of the Source. The DC component of the isolation impedance introduces additional voltage loss between the Source power path and the connector. The Source output impedance, the total V_{BUS} bulk capacitance, the transceiver isolation impedance(s), the USB cable and the Sink network creates a complex output isolation impedance that should be taken into consideration when designing the Source. Refer to Appendix C.1 for more information on this topic.

7.1.13.2 Noise Injected on V_{BUS}

The Source shall not interfere with the USB Power Delivery BFSK waveform that is transmitted on V_{BUS} . Power stage switching harmonics or poor layout and component selection may result in a significant amount of in-band noise injected on V_{BUS} . The characteristics of the noise will be implementation specific and in some cases an additional filter may be required to meet the in-band signal-to-noise ratio requirement of *snrSrc*. Refer to Section 5.8.2 for the reference impedance, carrier signal amplitude and transmission bandwidth of the USB Power Delivery BFSK waveform. Refer to Appendix C for more information on this topic.

Out-of-band noise (including spurs) can also affect the reception of the BFSK signal; therefore the Source shall limit its out-of-band noise below the spectrum shown in Figure 7-5 and the levels indicated in

Table 7-1. Figure 7-5 shows the level of dbV (minimum value of <i>vTX</i>) – <i>snrSrc</i>].	allowed noise relative to the level of the all The limits shown in Figure 7-5 and	lowed in-band noise [for a Source:

Table 7-1 do not include any other regulations (such as FCC regulations) that govern signal emissions.

The V_{BUS} -to-GND noise measurement shall be made at the connector. The noise measurement can be made using a breakout board or equivalent method that does not introduce additional loading of the AC impedance of the V_{BUS} wire. Such measurement access methods will require calibration to ensure accurate measurement results.

Figure 7-5 Noise Spectral Mask, given in absolute terms relative to the maximum value of vTX




Table 7-1 Noise Spectral Mask Corners

Frequency (MHz)	Maximum Allowed Signal Level	
	(dB)	(mVpp)
<10 (A)	-10	178.7
19.7(B) to 26.7 (C)	-37	7.92
>32 (D)	-30	17.8

7.1.13.3 **Dead Battery Operation**

Dead Battery operation shall be supported by all Consumer/Providers. A Consumer/Provider shall apply *vSafeDB* to its Port when it detects its Port voltage to be *vSafeOV* (see Section 4.1). The Operation Region of *vSafeDB* source shall be as shown in Figure 7-6. For example if the Provider/Consumer attempts to draw 30mA the voltage will remain above 2.4V; if the Provider/Consumer attempts to draw more than 90mA the voltage will drop to *vSafeOV*. The Consumer/Provider shall fully support the *vSafeDB* Operating Region as shown in Figure 7-6 on reaching 2V. The output voltage shall reach 2V and comply with the *vSafeDB* Operating Region within *tTurnOnSafeDB* of when it first applies voltage to V_{BUS}. The Source bulk capacitance shall be limited to *cSrcBulkDB* for the Consumer/Provider when applying *vSafeDB*. The Consumer/Provider shall be limited to *cSnkBulk* when not applying *vSafeDB*.

A detailed description of the Consumer/Provider's behavior during Dead Battery operation is provided in Section 8.3.3.6.1.5.

5.5V C/P area of operation during Dead Battery mode. C/P min current supplied @ 4V = 10 mA 4V 3V P/C area of operation during Dead Battery mode. C/P min current supplied @ 2V = 35 mA 2V P/C may draw up to 1 mA while C/P output voltage is < 2V for UVLO startup. This is in addition to the bulk capacitance charging current. 1V Dead Battery mode shall not operate in this area 0 mA 30 mA 60 mA 90 mA

Figure 7-6 vSafeDB Operating Region

7.2 Sink Requirements

7.2.1 Behavioral Aspects

The Sink in a Consumer or Consumer/Provider exhibits the following behaviors.

- Shall be backward compatible with legacy V_{BUS} ports.
- Shall draw the default [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] V_{BUS} current when the USB cable is attached (USB Default Operation).
- Shall draw the default [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] V_{BUS} current when a Contract does not exist (USB Default Operation).
- Shall return to the default [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] V_{BUS} when responding to a Hard Reset (USB Default Operation).
- Shall control V_{BUS} in-rush current when increasing current consumption.

The Sink in a Provider/Consumer exhibits the following behaviors.

- May support Dead Battery operation as defined in Section 4.1.1 for Type-A to Type-B connections and as defined in *[USBType-C1.0]* for Type-C to Type-C connections.
- Shall return to Source operation when responding to a Hard Reset.
- Shall control V_{BUS} in-rush current when increasing and decreasing current consumption.

7.2.2 Sink Bulk Capacitance

The Sink shall have a bulk capacitance, *cSnkBulk*, located between the input of the power supply and the transceiver isolation impedance as shown in Figure 7-7. The Sink bulk capacitance shall not be placed between the transceiver isolation impedance and the USB receptacle. The bulk capacitance consists of C3 and C4 as shown in Figure 7-7. The Ohmic Interconnect may consist of PCB traces for power distribution or power switching devices. The capacitance may be a single capacitor, a capacitor bank or distributed capacitance. An upper bound of *cSnkBulkPd* shall not be exceeded so that the transient charging, or discharging, of the total bulk capacitance on V_{BUS} can be accounted for during voltage transitions. If more bypass capacitance than *cSnkBulk* max or *cSnkBulkPd* max is required in the device, then the device must incorporate some form of V_{BUS} surge current limiting as described in *[USB3.1]* Section 11.4.4.1.

The Sink bulk capacitance is allowed to change to support a newly negotiated power level. The capacitance can be changed when the Sink enters Sink Standby or during a voltage transition or when the Sink begins to operate at the new power level. Regardless of when the change occurs, the capacitance change shall occur in such a manner that does not introduce a V_{BUS} transient current greater than *iCapChange*. During a Power Role Swap the Default Sink shall transition to Swap Standby before operating as the new Source. Any change in bulk capacitance required to complete the Power Role Swap shall occur during Swap Standby.




Figure 7-7 Placement of Sink Bulk Capacitance

* zIsolation is only required where BFSK over V_{BUS} signaling is implemented otherwise this can be omitted

7.2.3 Sink Standby

The Sink shall transition to Sink Standby before a positive or negative voltage transition of V_{BUS}. The Sink shall reduce its power draw during Sink Standby to *pSnkStdby* to allow for the Source to manage the voltage transition as well as supply sufficient operating current to the Sink to maintain PD operation during the transition. The Sink shall complete this transition to Sink Standby within *tSnkStdby* after evaluating the *Accept* Message from the Source. The transition when returning to Sink operation from Sink Standby shall be completed within *tSnkNewPower*. The *pSnkStdby* requirement shall only apply if the Sink power draw is higher than this level.

7.2.4 Suspend Power Consumption

When Source has set its USB Suspend Supported flag (see Section 6.4.1.2.3.2), a Sink shall go to the lowest power state during USB suspend. The lowest power state shall be *pSnkSusp* or lower for a PDUSB Peripheral and *pHubSusp* or lower for a PDUSB Hub. There is no requirement for the Source voltage to be changed during USB suspend.

7.2.5 Zero Negotiated Current

When a Sink Requests zero current as part of a power negotiation with a Source, the Sink shall go to the lowest power state, *pSnkSusp* or lower, where it can still communicate using PD signaling.

7.2.6 Transient Load Behavior

When a Sink's operating current changes due to a load step, load release or any other change in load level, the positive or negative overshoot of the new load current shall not exceed the range defined by *iOvershoot*. For the purposes of measuring *iOvershoot* the new load current value is defined as the average steady state value of the load current after the load step has settled. The rate of change of any shift in Sink load current during normal operation shall not exceed *iLoadStepRate* (for load steps) and *iLoadReleaseRate* (for load releases) as measured at the Sink receptacle.

7.2.7 Swap Standby for Sinks

The Sink capability in a Dual-Role Port shall support Swap Standby. Swap Standby occurs for the Sink after evaluating the *Accept* message from the Source during a Power Role Swap negotiation. While in Swap Standby the Sink's current draw shall not exceed *iSnkSwapStdby* from V_{BUS} and the Dual-Role Port shall be configured as a Source after V_{BUS} has been discharged to *vSafe0V* by the existing Initial Source. The Sink's USB connection should not be reset even though *vSafe5V* is not present on the V_{BUS} conductor (see Section 9.1.2). The time for the Sink to transition to SwapStandby shall be no more than *tSnkTransition*. When in Swap Standby the Sink has relinquished its role as Sink and will prepare to become the new Source. The transition time from Swap Standby to new Source shall be no more than *tNewSrc*.

7.2.8 Sink Peak Current Operation

Sinks shall only make use of a Source overload capability when the corresponding Fixed Supply PDO Peak Current bits are set to 01b, 10b and 11b (see Section 6.4.1.2.3.6). Sinks shall manage thermal aspects of the overload event by not exceeding the average negotiated output of a Fixed Supply that supports Peak Current operation.

Sinks that depend on the Peak Current capability for enhanced system performance shall also function correctly when attached to a Source that does not offer the Peak Current capability or when the Peak Current capability has been inhibited by the Source.

7.2.9 BFSK over V_{BUS} Considerations for Sinks

The following sections list Sink considerations when applying BFSK signaling to V_{BUS}.

7.2.9.1 **Transceiver Isolation Impedance**

For BFSK signaling over V_{BUS} an isolation impedance as specified in Section 5.8.2.2 is used to isolate the transceiver from the capacitive loading of the Sink. The DC component of the isolation impedance introduces additional voltage loss between the connector and the Sink power path. The Sink input impedance, the total V_{BUS} bulk capacitance, the transceiver isolation impedance(s), the USB cable and the Source creates a complex input isolation impedance that should be taken into consideration when designing the Sink. Refer to Appendix C.1 for more information on this topic.

7.2.9.2 Noise Reflected on V_{BUS}

The Sink shall not interfere with the USB Power Delivery BFSK waveform that is transmitted on V_{BUS} . Power stage switching harmonics or poor layout and component selection may result in a significant amount of in-band noise reflected on V_{BUS} . The characteristics of the noise will be implementation specific and in some cases an additional filter may be required to meet the in-band signal-to-noise ratio requirement of *snrSnk*. Refer to Section 5.8.2 for the reference impedance, carrier signal amplitude and transmission bandwidth of the USB Power Delivery BFSK waveform. Refer to Appendix C.1.1 for more information on this topic.

Out-of-band noise (including spurs) can also affect the reception of the BFSK signal; therefore the Sink shall limit its out-of-band noise below the spectrum shown in Figure 7-8 and as detailed in Table 7-2. Figure 7-8 also shows the noise level that shall be allowed relative to the level of the allowed in-band noise [for a Sink: dbV (minimum value of *vTX*) – *snrSnk*]. The limits shown in Figure 7-8 and Table 7-2 do not include any other regulations (such as FCC regulations) that govern signal emissions.

The V_{BUS} -to-GND noise measurement shall be made at the connector.



Figure 7-8 Noise Spectral Mask, given in absolute terms relative to the maximum value of vTX

-10 -15 dB relative to 200mVrms -20 -25 D -30 -35 В -40 10¹ 10² frequency [MHz]

Table 7-2 Noise Spectral Mask Corners

Frequency (MHz)	Maximum Allowed Signal Level	
	(dB)	(mVpp)
<10 (A)	-10	178.7
19.7(B) to 26.7 (C)	-37	7.92
>32 (D)	-30	17.8

7.2.9.3 **Dead Battery Operation**

Dead Battery operation is only supported by Provider/Consumers that want to perform an Implicit (i.e. nonnegotiated) Power Role Swap when attached to a Consumer/Provider. When a Provider/Consumer Port is not able to Source power (or has chosen to not source power) and would like to be powered by a Consumer/Provider, the Provider/Consumer shall discharge its Port voltage to vSafe0V, present cSnkBulk and be ready to power up the transceiver if *vSafeDB* is applied to its Port. When operating from *vSafeDB*, the Provider/Consumer, acting as a Sink, shall be able to operate from any Source that complies with the Operating Region of Figure 7-6. The Provider/Consumer may regain the ability to Source power (or decide to do so) at any time and shall not apply power to its Port when vSafeDB is present. The Provider/Consumer shall not commence Dead Battery operation or draw more than 1 mA until the voltage on V_{BUS} is above 2V. The Sink bulk capacitance shall be limited to *cSnkBulkDB* for the Provider/Consumer acting as the Sink during Dead Battery operation. A detailed description of the Provider/Consumer's behavior during Dead Battery operation is provided in Sections 4.1 and 7.1.13.3.

7.3 Transitions

The following sections illustrate the power supply's response to various types of negotiations. The negotiation cases take into consideration for the examples are as follows:

- Higher Power Transitions
 - o Increase the current
 - o Increase the voltage
 - o Increase the voltage and the current
- Relatively Constant Power Transitions
 - o Increase the voltage and decrease the current
 - o Decrease the voltage and increase the current
- Lower Power Transitions
 - Decrease the current
 - o Decrease the voltage
 - Decrease the voltage and the current
- Power Role Swap Transitions
 - Source requests a Power Role Swap
 - Sink requests a Power Role Swap
- Go To Minimum Current Transition
- Response to *Hard Reset* signaling
 - Source issues *Hard Reset* signaling
 - Sink issues *Hard Reset* signaling
 - New Source issues Hard Reset signaling and New Sink Receives Hard Reset signaling.
 - o New Source issues *Hard Reset* signaling and New Sink Does Not Receive *Hard Reset* signaling.
 - o New Sink issues *Hard Reset* signaling and New Source Receives *Hard Reset* signaling.
 - o New Sink issues *Hard Reset* signaling and New Source Does Not Receive *Hard Reset* signaling.
- Dead Battery Operation.
- No change in Current or Voltage.

The transition from [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] operation into Power Delivery Mode can also lead to a Power Transition since this is the initial Contract negotiation. The following types of Power Transitions shall also be applied when moving from [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] operation into Power Delivery Mode:

- High Power
- Relatively Constant Power
- Lower Power Transitions
- No change in Current or Voltage.

7.3.1 Increasing the Current

The interaction of the System Policy, Device Policy, and power supply that shall be followed when increasing the current is shown in Figure 7-9. The sequence that shall be followed is described in Table 7-3. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-23. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-9 Transition Diagram for Increasing the Current

Table 7-3 Sequence Description for Increasing the Current

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> Message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>Accept</i> message.
3	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output power capability. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t1). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
4	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the PS_RDY message from the Source.
5	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>PS_RDY</i> message from the Source and tells the Device Policy Manager it is okay to operate at the new power level.
6		The Sink may begin operating at the new power level any time after evaluation of the <i>PS_RDY</i> message. This time duration is indeterminate.
7		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t2) depends on the magnitude of the load change.

7.3.2 Increasing the Voltage

The interaction of the System Policy, Device Policy, and power supply that shall be followed when increasing the voltage is shown in Figure 7-10. The sequence that shall be followed is described in Table 7-4. The timing parameters that shall be followed are listed in Table 7-22, Table 7-23 and Table 7-24. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-10 Transition Diagram for Increasing the Voltage

Table 7-4 Sequence Description for Increasing the Voltage

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine. Policy Engine then evaluates the <i>Accept</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption to <i>pSnkStdby</i> within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output voltage to operate at the new power level. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the <i>PS_RDY</i> message from the Source.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>PS_RDY</i> message from the Source and tells the Device Policy Manager it is okay to operate at the new power level.
7		The Sink may begin operating at the new power level any time after evaluation of the <i>PS_RDY</i> message. This time duration is indeterminate.
8		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t3) depends on the magnitude of the load change.

7.3.3 Increasing the Voltage and Current

The interaction of the System Policy, Device Policy, and power supply that shall be followed when increasing the voltage and current is shown in Figure 7-11. The sequence that shall be followed is described in Table 7-5. The timing parameters that shall be followed are listed in Table 7-22, Table 7-23 and Table 7-24. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-11 Transition Diagram for Increasing the Voltage and Current

Table 7-5 Sequence Diagram for Increasing the Voltage and Current

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>Accept</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption to <i>pSnkStdby</i> within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output voltage to operate at the new power level. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the <i>PS_RDY</i> message from the Source.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>PS_RDY</i> message from the Source and tells the Device Policy Manager it is okay to operate at the new power level.
7		The Sink may begin operating at the new power level any time after evaluation of the <i>PS_RDY</i> message. This time duration is indeterminate.
8		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t3) depends on the magnitude of the load change.

7.3.4 Increasing the Voltage and Decreasing the Current

The interaction of the System Policy, Device Policy, and power supply that shall be followed when increasing the voltage and decreasing the current is shown in Figure 7-12. The sequence that shall be followed is described in Table 7-6. The timing parameters that shall be followed are listed in Table 7-22, Table 7-23 and Table 7-24. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-12 Transition Diagram for Increasing the Voltage and Decreasing the Current

Table 7-6 Sequence Description for Increasing the Voltage and Decreasing the Current

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine evaluates the <i>Accept</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>Accept</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption to <i>pSnkStdby</i> within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output voltage to operate at the new power level. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the <i>PS_RDY</i> message from the Source.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>PS_RDY</i> message from the Source and tells the Device Policy Manager it is okay to operate at the new power level.
7		The Sink may begin operating at the new power level any time after evaluation of the <i>PS_RDY</i> message. This time duration is indeterminate.
8		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t3) depends on the magnitude of the load change.

7.3.5 Decreasing the Voltage and Increasing the Current

The interaction of the System Policy, Device Policy, and power supply that shall be followed when decreasing the voltage and increasing the current is shown in Figure 7-13. The sequence that shall be followed is described in Table 7-7. The timing parameters that shall be followed are listed in Table 7-22, Table 7-23 and Table 7-24. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-13 Transition Diagram for Decreasing the Voltage and Increasing the Current

Table 7-7 Sequence Description for Decreasing the Voltage and Increasing the Current

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source . Policy Engine then evaluates the <i>Accept</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption to <i>pSnkStdby</i> within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output voltage to operate at the new power level. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the PS_RDY message from the Source.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>PS_RDY</i> message from the Source and tells the Device Policy Manager it is okay to operate at the new power level.
7		The Sink may begin operating at the new power level any time after evaluation of the <i>PS_RDY</i> message. This time duration is indeterminate.
8		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t3) depends on the magnitude of the load change.

7.3.6 Decreasing the Current

The interaction of the System Policy, Device Policy, and power supply that shall be followed when decreasing the current is shown in Figure 7-14. The sequence that shall be followed is described in Table 7-8. The timing parameters that shall be followed are listed in Table 7-22, Table 7-23 and Table 7-24. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-14 Transition Diagram for Decreasing the Current

Table 7-8 Sequence Description for Decreasing the Current

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> message starts <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>Accept</i> message. Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption.
3		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The Sink shall be able to operate with lower currentwithin <code>tSnkNewPower</code> (t1); t1 shall complete before <code>tSnkTransition</code> .
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output power capability. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the <i>PS_RDY</i> message from the Source.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine evaluates the <i>PS_RDY</i> message from the Source. The Sink is already operating at the new power level so no further action is required.

7.3.7 Decreasing the Voltage

The interaction of the System Policy, Device Policy, and power supply that shall be followed when decreasing the voltage is shown in Figure 7-15. The sequence that shall be followed is described in Table 7-9. The timing parameters that shall be followed are listed in Table 7-22, Table 7-23 and Table 7-24. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-15 Transition Diagram for Decreasing the Voltage

Table 7-9 Sequence Description for Decreasing the Voltage

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>Accept</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption to <i>pSnkStdby</i> within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output voltage to operate at the new power level. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the PS_RDY message from the Source.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>PS_RDY</i> message from the Source and tells the Device Policy Manager it is okay to operate at the new power level.
7		The Sink may begin operating at the new power level any time after evaluation of the <i>PS_RDY</i> message. This time duration is indeterminate.
8		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t3) depends on the magnitude of the load change.

7.3.8 Decreasing the Voltage and the Current

The interaction of the System Policy, Device Policy, and power supply that shall be followed when decreasing the voltage and current is shown in Figure 7-16. The sequence that shall be followed is described in Table 7-10. The timing parameters that shall be followed are listed in Table 7-22, Table 7-23 and Table 7-24. Note in this figure, the Sink has previously sent a *Request* message to the Source.




Figure 7-16 Transition Diagram for Decreasing the Voltage and the Current

Table 7-10 Sequence Description for Decreasing the Voltage and the Current

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source . Policy Engine then evaluates the <i>Accept</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption to <i>pSnkStdby</i> within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output voltage to operate at the new power level. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the <i>PS_RDY</i> message from the Source.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>PS_RDY</i> message from the Source and tells the Device Policy Manager it is okay to operate at the new power level.
7		The Sink may begin operating at the new power level any time after evaluation of the <i>PS_RDY</i> message. This time duration is indeterminate.
8		The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t3) depends on the magnitude of the load change.

7.3.9 Sink Requested Power Role Swap

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Sink requested Power Role Swap is shown in Figure 7-17. The sequence that shall be followed is described in Table 7-11. The timing parameters that shall be followed are listed in Table 7-23. Note in this figure, the Sink has previously sent a *PR_Swap* message to the Source.




Figure 7-17 Transition Diagram for a Sink Requested Power Role Swap

Table 7-11 Sequence Description for a Sink Requested Power Role Swap

Step	Initial Source Port → New Sink Port	Initial Sink Port → New Source Port
1	Policy Engine sends the <i>Accept</i> message to the Initial Sink.	Policy Engine receives the <i>Accept</i> and starts the <i>PSSourceOffTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Initial Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to transition to Swap Standby.	Protocol Layer sends the <i>GoodCRC</i> message to the Initial Source. Policy Engine then evaluates the <i>Accept</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to transition to Swap Standby within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . When in Sink Standby the Initial Sink shall not draw more than <i>iSnkSwapStdby</i> (I1). The Sink shall not violate transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to transition to Swap Standby (see Section 7.1.11). The power supply shall complete the transition to Swap Standby within <i>tSrcSwapStdby</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate as the new Sink. The power supply status is passed to the Policy Engine.	
5	The power supply is ready and the Policy Engine sends the <i>PS_RDY</i> message to the device that will become the new Source.	
6	Protocol Layer receives the <i>GoodCRC</i> message from the device that will become the new Source. Policy Engine starts the <i>PSSourceOnTimer</i> . Upon sending the <i>PS_RDY</i> message and receiving the <i>GoodCRC</i> message the Initial Source is ready to be the new Sink.	Policy Engine stops the <i>PSSourceOffTimer</i> . The Protocol Layer sends the <i>GoodCRC</i> message to the new Sink. Policy Engine tells the Device Policy to instruct the power supply to operate as the new Source.
7		The power supply as the new Source transitions from Swap Standby to sourcing default <i>vSafe5V</i> within <i>tNewSrc</i> (t3). The power supply informs the Device Policy Manager that it is operating as the new Source.
8	Policy Engine receives the PS_RDY message from the Source.	Device Policy Manager informs the Policy Engine the power supply is ready and the Policy Engine sends the <i>PS_RDY</i> message to the new Sink.

Step	Initial Source Port → New Sink Port	Initial Sink Port → New Source Port
9	Policy Engine stops the <i>PSSourceOnTimer</i> . Protocol Layer sends the <i>GoodCRC</i> message to the new Source. Policy Engine evaluates the <i>PS_RDY</i> message from the new Source and tells the Device Policy Manager to instruct the power supply	Protocol Layer receives the <i>GoodCRC</i> message from the new Sink.
10	to draw current as the new Sink. The power supply as the new Sink transitions from Swap Standby to drawing pSnkSusp within tNewSnk (t4). The power supply informs the Device Policy Manager that it is operating as the new Sink. At this point subsequent negotiations between the new Source and the new Sink may proceed as normal. The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t4) depends on the magnitude of the load change.	

7.3.10 Source Requested Power Role Swap

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Source requested Power Role Swap is shown in Figure 7-18. The sequence that shall be followed is described in Table 7-12. The timing parameters that shall be followed are listed in Table 7-22. Note in this figure, the Sink has previously sent a *PR_Swap* message to the Source.




Figure 7-18 Transition Diagram for a Source Requested Power Role Swap

Table 7-12 Sequence Description for a Source Requested Power Role Swap

Step	Initial Source Port→ New Sink Port	Initial Sink Port → New Source Port
1	Policy Engine receives the <i>Accept</i> message.	Policy Engine sends the <i>Accept</i> message to the Initial Source.
2	Protocol Layer sends the <i>GoodCRC</i> message to the Initial Sink. Policy Engine evaluates the <i>Accept</i> message, and then waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to transition to Swap Standby.	Protocol Layer receives the <i>GoodCRC</i> message from the Initial Source. Policy Engine starts the <i>PSSourceOffTimer</i> .
2a		The Policy Engine tells the Device Policy Manager to instruct the power supply to transition to Swap Standby. The power supply shall complete the transition to Swap Standby within <i>tSnkStdby</i> (t1); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. Policy Engine starts <i>PSSourceOffTimer</i> . When in Sink Standby the Initial Sink shall not draw more than <i>iSnkSwapStdby</i> (I1).
3	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to transition to Swap Standby (see Section 7.1.11). The power supply shall complete the transition to Swap Standby within <i>tSrcSwapStdby</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate as the new Sink. The power supply status is passed to the Policy Engine.	
4	The Policy Engine sends the <i>PS_RDY</i> message to the soon to be new Source.	Policy Engine receives the <i>PS_RDY</i> message and stops the <i>PSSourceOffTimer</i> .
5	Protocol Layer receives the <i>GoodCRC</i> message from the soon to be new Source. Policy Engine starts the <i>PSSourceOnTimer</i> . At this point the Initial Source is ready to be the new Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the new Sink. Upon evaluating the <i>PS_RDY</i> message the Initial Sink is ready to operate as the new Source. Policy Engine tells the Device Policy to instruct the power supply to operate as the new Source.
6		The power supply as the new Source transitions from Swap Standby to sourcing default <i>vSafe5V</i> within <i>tNewSrc</i> (t3). The power supply informs the Device Policy Manager that it is operating as the new Source.
7	Policy Engine receives the <i>PS_RDY</i> message and stops the <i>PSSourceOnTimer</i> .	Device Policy Manager informs the Policy Engine the power supply is ready and the Policy Engine sends the <i>PS_RDY</i> message to the new Sink.

Step	Initial Source Port→ New Sink Port	Initial Sink Port → New Source Port
8	Protocol Layer sends the <i>GoodCRC</i> message to the new Source.	Protocol Layer receives the <i>GoodCRC</i> message from the new Sink.
	Policy Engine evaluates the <i>PS_RDY</i> message from the new Source and tells the Device Policy Manager to instruct the power supply to draw current as the new Sink.	
9	The power supply as the new Sink transitions from Swap Standby to drawing <i>pSnkSusp</i> within <i>tNewSnk</i> (t4). The power supply informs the Device Policy Manager that it is operating as the new Sink. At this point subsequent negotiations between the new Source and the new Sink may proceed as normal. The new Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level. The time duration (t4) depends on the magnitude of the load change.	

7.3.11 GotoMin Current Decrease

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a GotoMin current decrease is shown in Figure 7-19. The sequence that shall be followed is described in Table 7-13. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-13.




Figure 7-19 Transition Diagram for a GotoMin Current Decrease

Table 7-13 Sequence Description for a GotoMin Current Decrease

Step	Source Port	Sink Port
1	Policy Engine sends the <i>GotoMin</i> message to the Sink.	Policy Engine receives the <i>GotoMin</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink. The Policy Engine waits <i>tSnkTransition</i> before telling the Device Policy Manager to instruct the power supply to modify its output power.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>GotoMin</i> message.
3		Policy Engine tells the Device Policy Manager to instruct the power supply to reduce power consumption, within <i>tSnkNewPower</i> (t1), to the prenegotiated go to reduced power level); t1 shall complete before <i>tSnkTransition</i> . The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.
4	After <i>tSnkTransition</i> , the Policy Engine tells the Device Policy Manager to instruct the power supply to change its output power capability. The power supply shall be ready to operate at the new power level within <i>tSrcReady</i> (t2). The power supply informs the Device Policy Manager that it is ready to operate at the new power level. The power supply status is passed to the Policy Engine.	
5	The Policy Engine sends the <i>PS_RDY</i> message to the Sink.	The Policy Engine receives the <i>PS_RDY</i> message.
6	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine evaluates the <i>PS_RDY</i> message from the Source and no further action is required.

7.3.12 Source Initiated Hard Reset

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Source Initiated Hard Reset is shown in Figure 7-20. The sequence that shall be followed is described in Table 7-14. The timing parameters that shall be applied are listed in Table 7-22 and Table 7-23.




Figure 7-20 Transition Diagram for a Source Initiated Hard Reset

Table 7-14 Sequence Description for a Source Initiated Hard Reset

Step	Source Port	Sink Port
1	Policy Engine sends <i>Hard Reset</i> signaling to the Sink.	Sink receives <i>Hard Reset</i> signaling.
2a	Policy Engine tells the Device Policy Manager to instruct the power supply to perform a Hard Reset. The transition to <i>vSafe0V</i> shall occur within <i>tSafe0V</i> (t1).	The Sink shall not draw more than $iSafe0mA$ when V_{BUS} is driven to $vSafe0V$.
2b		Policy Engine is informed of the Hard Reset. Policy Engine tells the Device Policy Manager to instruct the power supply to prepare to recover from a Hard Reset.
3		The power supply shall be ready to resume normal operation within <i>tSnkRecover</i> (t2) and passes an indication to the Device Policy Manager.
4	After tSrcRecover the Source applies power to V _{BUS} in an attempt to re-establish commnication with the Sink and resume USB Default Operation. The transition to vSafe5V shall occur within tSrcTurnOn (t3).	The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.

7.3.13 Sink Initiated Hard Reset

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Sink Initiated Hard Reset is shown in Figure 7-21. The sequence that shall be followed is described in Table 7-15. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-23.




Figure 7-21 Transition Diagram for a Sink Initiated Hard Reset

Table 7-15 Sequence Description for a Sink Initiated Hard Reset

Step	Source Port	Sink Port
1		Policy Engine sends <i>Hard Reset</i> signaling to the Source.
2a		Policy Engine tells the Device Policy Manager to instruct the power supply to prepare to recover from a Hard Reset. If action is taken the Sink shall be prepared within <i>tSnkHardResetPrepare</i> (t1).
2b	Policy Engine is informed of the Hard Reset.	
3	Policy Engine tells the Device Policy Manager to instruct the power supply to transition to <i>vSafe0V</i> . The transition shall occur within <i>tSafe0V</i> (t2).	The Sink shall not draw more than $iSafe0mA$ when V_{BUS} is driven to $vSafe0V$.
4	After tSrcRecover the Source applies power to the Sink in an attempt to re-establish commnication and resume USB Default Operation. The transition to vSafe5V shall occur within tSrcTurnOn (t3).	The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.

7.3.14 New Source Initiates Hard Reset and New Sink Receives Hard Reset Signaling

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Hard Reset initiated by the new Source when the new Sink receives *Hard Reset* signaling is shown in Figure 7-22. The sequence that shall be followed is described in Table 7-16. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-23.

After a Hard Reset, a Provider/Consumer shall return to its Source role and a Consumer/Provider shall return to its Sink role.




Figure 7-22 Transition Diagram for New Source Initiated Hard Reset and New Sink Receives Hard Reset Signaling

Table 7-16 Sequence Description for New Source Initiated Hard Reset and New Sink Receives Hard Reset Signaling

Step	New Source Port	New Sink Port
1	Policy Engine sends <i>Hard Reset</i> signaling to the new Sink and tells the Device Policy Manager to turn off the new Source.	
2a	The Device Policy Manager instructs the power supply to turn off the Source and revert to Sink operation by <i>tSafe0V</i> (t1).	
2b		Policy Engine receives and evaluates a Hard Reset notification, waits <i>tSwapRecover</i> and then tells the Device Policy Manager to turn on the new Source.
3	Sink is drawing no more than default current as defined in [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2].	Source applies <i>vSafe5V</i> when V _{BUS} is within <i>vSafe0V</i> . The transition to <i>vSafe5V</i> shall be completed with <i>tSrcTurnOn</i> (t2). The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.

7.3.15 New Source Initiates Hard Reset and New Sink Does Not Receive Hard Reset Signaling

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Hard Reset initiated by the new Source when the new Sink does not receive the *Hard Reset* signaling is shown in Figure 7-23. The sequence that shall be followed is described in Table 7-17. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-23.

After a Hard Reset, a Provider/Consumer shall return to its Source role and a Consumer/Provider shall return to its Sink role.

Figure 7-23 Transition Diagram for New Source Initiated Hard Reset and New Sink Does Not Receive Hard Reset Signaling




Table 7-17 Sequence Description for New Source Initiated Hard Reset and New Sink Does Not Receive Hard Reset Signaling

Step	New Source Port	New Sink Port
1	Policy Engine attempts to send the <i>Hard Reset</i> signaling to the new Sink and tells the Device Policy Manager to turn off the new Source.	
2a		The new Sink has not received a message from the new Source and decides to initiate a Hard Reset, waits <i>tSwapRecover</i> , then tells the Device Policy Manager to turn on the new Source.
2b		The Device Policy Manager instructs the power supply to turn off the Source and revert to Sink operation by <i>tSafe0V</i> (t1).
3	Source shall not re-apply $vSafe5V$ until V_{BUS} is within $vSafe6V$. The transition to $vSafe5V$ shall be completed within $tSrcTurnOn(t2)$.	Sink is drawing no more than default current as defined in <i>[USB2.0]</i> , <i>[USB3.1]</i> , <i>[USBType-C1.0]</i> or <i>[BC1.2]</i> . The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.

7.3.16 New Sink Initiates Hard Reset and New Source Receives Hard Reset Signaling

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Hard Reset initiated by the new Sink when the new Source receives the *Hard Reset* signaling is shown in Figure 7-24. The sequence that shall be followed is described in Table 7-18. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-23.

After a Hard Reset a Provider/Consumer shall return to its Source role and a Consumer/Provider shall return to its Sink role.




Figure 7-24 Transition Diagram for New Sink Initiated Hard Reset and New Source Receives Hard Reset Signaling

Table 7-18 Sequence Description for New Sink Initiated Hard Reset and New Source Receives Hard Reset Signaling

Step	New Source Port	New Sink Port
1		Policy Engine sends the <i>Hard Reset</i> signaling to the new Source and waits <i>tSwapRecover</i> before telling the Device Policy Manger to revert to Source operation.
2	Policy Engine evaluates the Hard Reset notification and tells the Device Policy Manager to turn off the new Source.	
3	The Device Policy Manager instructs the power supply to turn off the Source and revert to Sink operation by <i>tSafe0V</i> (t1).	
4	The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.	Source applies <i>vSafe5V</i> when V _{BUS} is within <i>vSafe0V</i> . The transition to <i>vSafe5V</i> shall be completed with <i>tSrcTurnOn</i> (t2).

7.3.17 New Sink Initiates Hard Reset and New Source Does Not Receive Hard Reset Signaling

The interaction of the System Policy, Device Policy, and power supply that shall be followed during a Hard Reset initiated by the new Sink when the new Source does not receive the *Hard Reset* signaling is shown in Figure 7-25. The sequence that shall be followed is described in Table 7-19. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-23.

After a Hard Reset, a Provider/Consumer shall return to its Source role and a Consumer/Provider shall return to its Sink role.

Figure 7-25 Transition Diagram for New Sink Initiated Hard Reset and New Source Does Not Receive Hard Reset Signaling




Table 7-19 Sequence Description for New Sink Initiated Hard Reset and New Source Does Not Receive Hard Reset Signaling

Step	New Source Port	New Sink Port
1		Policy Engine attempts to send the <i>Hard Reset</i> signaling to the new Source and waits <i>tSwapRecover</i> before telling the Device Policy Manger to revert to Source operation.
2	The new Source has not received a message from the new Sink and decides to initiate a Hard Reset and tells the Device Policy Manager to revert to Source operation.	
3		The Device Policy Manager instructs the Power supply to turn off the Source and revert to Sink operation by <i>tSafe0V</i> (t1).
4	Source shall not re-apply <i>vSafe5V</i> until V _{BUS} is within <i>vSafe0V</i> . The transition to <i>vSafe5V</i> shall be completed within <i>tSrcTurnOn</i> (t2).	The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.

7.3.18 Type-A to Type-B Dead Battery Operation

The interaction of the System Policy, Device Policy, and power supply that shall be followed during Type-A to Type-B Dead Battery operation is shown in Figure 7-26. The sequence that shall be followed is described in Table 7-20. The timing parameters that shall be followed are listed in Table 4-4, Table 7-22 and Table 7-23. The Initial Source Port is not applying power to V_{BUS} at the beginning of this sequence.

After a Hard Reset, a Provider/Consumer shall return to its Source role and a Consumer/Provider shall return to its Sink role.




Figure 7-26 Type-A to Type-B Transition Diagram for Dead Battery Operation

Table 7-20 Sequence Description for Type-A to Type-B Dead Battery Operation

Step	Initial Source Port	Initial Sink Port
1		The Initial Sink detects V _{BUS} is within <i>vSafe0V</i> and performs an implied Power Role Swap to apply <i>vSafeDB</i> to V _{BUS} . The turn on time for <i>vSafeDB</i> is <i>tTurnOnSafeDB</i> (t1).
2		The implied Source begins to wait for the Bit Stream after having applied <i>vSafeDB</i> to V _{BUS} . If an attach does not occur before <i>BitStreamDetectTimer</i> times out, then the implied Source removes <i>vSafeDB</i> and discharges V _{BUS} to <i>vSafeOV</i> . The Dead Battery start up routine for the Source will loop this behavior until an attach occurs (see Section 4.1.1). The loop is not illustrated in this diagram.
3	At some point in time an unpowered Source waiting to power up as the implied Sink is attached to an implied Source. The turn on time of the implied Sink is tTurnOnImpliedSink (t2). The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.	
4	If the implied Sink is unpowered it sends the Bit Stream after having been powered up for some time, by <i>vSafeDB</i> from the implied Source.	
5		When the Bit Stream is detected the DeviceReadyTimer is started and this diagram assumes the Bit Stream will end before the DeviceReadyTimer has timed out.
6		The implied Source will apply <i>vSafe5V</i> to V _{BUS} after the start of the Bit Stream has been detected. The transition time to change from <i>vSafeDB</i> to <i>vSafe5V</i> is <i>tSafeDBtoSafe5V</i> (t3).
6a	The implied Sink will transition to new Sink operation as the V _{BUS} voltage changes from <i>vSafeDB</i> to <i>vSafe5V</i> and may draw up to 1 unit load(as specified in <i>[USB2.0]</i> or <i>[USB3.1]</i>) once <i>vSafe5V</i> is reached. The Sink shall not violate the transient load behavior defined in Section 7.2.6 while transitioning to and operating at the new power level.	
7	The new Sink stops sending the Bit Stream when the Policy Engine is ready to accept a <i>Source Capabilities</i> message.	
8		The new Source detects the end of the Bit Stream.
9		The Policy Engine of the new Source sends a Source Capabilities message to the new Sink.

Step	Initial Source Port	Initial Sink Port
10	The Policy Engine of the new Sink evaluates the <i>Source Capabilities</i> message from the new Source and responds as normal for PD negotiation.	

7.3.19 No change in Current or Voltage

The interaction of the System Policy, Device Policy, and power supply that shall be followed when the Sink requests the same Voltage and Current as it is currently operating at is shown in Figure 7-27. The sequence that shall be followed is described in Table 7-21. The timing parameters that shall be followed are listed in Table 7-22 and Table 7-23.




Figure 7-27 Transition Diagram for no change in Current or Voltage

Table 7-21 Sequence Description for no change in Current or Voltage

Step	Source Port	Sink Port
1	Policy Engine sends the <i>Accept</i> message to the Sink.	Policy Engine receives the <i>Accept</i> message and starts the <i>PSTransitionTimer</i> .
2	Protocol Layer receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine then evaluates the <i>Accept</i> message.
3	The Policy Engine waits <i>tSnkTransition</i> then sends the <i>PS_RDY</i> message to the Sink.	Policy Engine receives the PS_RDY message.
4	Policy Engine receives the <i>GoodCRC</i> message from the Sink.	Protocol Layer sends the <i>GoodCRC</i> message to the Source. Policy Engine evaluates the <i>PS_RDY</i>
	Note: the decision that no power transition is required could be made either by the Device Policy Manager or the power supply depending on implementation.	message.

7.4 Electrical Parameters

7.4.1 Source Electrical Parameters

The Source Electrical Parameters that shall be followed are specified in Table 7-22 and Table 4-4.

Table 7-22 Source Electrical Parameters

Parameter	Description	MIN	ТҮР	MAX	UNITS	Reference
cSrcBulk ¹	Source bulk capacitance when a Port is powered from a dedicated supply.	10			μF	Section 7.1.2
cSrcBulkShared ¹	Source bulk capacitance when a Port is powered from a shared supply.	120			μF	Section 7.1.2
cSrcBulkDB	Source bulk capacitance on V _{BUS} when applying <i>vSafeDB</i> .	0		10	μF	Section 7.1.13.3
snrSrc	Source's output Signal-to- noise ratio.	31			dB	Section 7.1.13.2
tNewSnk	Time allowed for an initial Source in Swap Standby to transition new Sink operation.			15	ms	Figure 7-17, Figure 7-18
vSrcNew	Fixed Supply output tolerance measured at the Source receptacle.	-5		+5	%	Figure 7-2 Figure 7-3
	Variable supply	As define				
	Battery Supply	As define				
vSrcValid	The range in addition to <i>vSrcNew</i> which a newly negotiated voltage is considered valid during and after a transition. These limits do not apply to V _{BUS} = <i>vSafe5V</i> .	-0.5		0.5	V	Figure 7-2 Figure 7-3
tSafeDBtoSafe5V	Transition time from <i>vSafeDB</i> to <i>vSafe5V</i> .			15	ms	Table 7-20
tShortCctRecover	Source recovery time from short circuit on fault removal.			120	S	Section 7.1.8
tSrcReady	Time from positive/negative transition start (t0) to when V _{BUS} is within the range defined by <i>vSrcNew</i> .			285	ms	Figure 7-2, Figure 7-3

Parameter	Description	MIN	ТҮР	MAX	UNITS	Reference
tSrcRecover	Time allotted for the Source to recover.	0.66		1	S	Section 7.1.6
tSrcSettle	Settling time from positive/negative transition start (t0) to when transitioning voltage is within the specified tolerance of the final voltage.			275	ms	Figure 7-2
tSrcSwapStdby	The maximum time for the Source to transition to Swap Standby.			650	ms	Table 7-11 Table 7-12
tSrcTurnOn	Transition time from <i>vSafe0V</i> to <i>vSafe5V</i> .			275	ms	Table 7-14 Table 7-15 Table 7-16 Table 7-17 Table 7-18 Table 7-19
tTurnOnSafeDB	Time to turn on <i>vSafeDB</i> source.			15	ms	Table 7-20
vSrcSlewNeg	Maximum slew rate allowed for negative voltage transitions. Limits current based on a 3 A connector rating and maximum Sink bulk capacitance of 100 μF.			-30	mV/μs	Section 7.1.5 Figure 7-3
vSrcSlewPos	Maximum slew rate allowed for positive voltage transitions. Limits current based on a 3 A connector rating and maximum Sink bulk capacitance of 100 μF.			30	mV/μs	Section 7.1.4 Figure 7-2
vSrcNeg	Most negative voltage allowed during transition.			-0.3	V	Figure 7-4
tSafe5V	Time to reach <i>vSafe5V</i> max.			275	ms	Section 7.1.5 Figure 7-4

Parameter	Description	MIN	ТҮР	MAX	UNITS	Reference
tSafe0V	Time to reach <i>vSafe0V</i> max.			650	ms	Section 7.1.6 Figure 7-4 Table 7-14 Table 7-15 Table 7-16 Table 7-17
						Table 7-18 Table 7-19

Note 1: The Source shall charge and discharge the total bulk capacitance to meet the transition time requirments.

Note 2: The parameter tolSrc does not apply to Batteries nor Variable Power Supplies. These supply types are exposed during negotiation as a absolute min and max voltage levels.

Note 3: NV stands for Negotiated Voltage i.e. the voltage requested by the Sink.

7.4.2 Sink Electrical Parameters

The Sink Electrical Parameters that shall be followed are specified in Table 7-23 and Table 4-4.

Table 7-23 Sink Electrical Parameters

Parameter	Description	MIN	TYP	MAX	UNITS	Reference
cSnkBulk ¹	Sink bulk capacitance on V_{BUS} at attach.	1		10	μF	Section 7.2.2
cSnkBulkDB ¹	Bulk capacitance on V_{BUS} when acting as a Sink during Dead Battery.	1		10	μF	Section 7.2.9.3
cSnkBulkPd	Bulk capacitance on V _{BUS} a Sink is allowed after a successful negotiation.	1		100	μF	Section 7.2.2
iCapChange	Transient current allowed to flow when the Sink changes its bulk capacitance.			10	mA	Section 7.2.2
iLoadStepRate	Load step di/dt. Refer to [USBType-C1.0] Section 3.7.3.3.2 for cable details.			150	mA/μs	Section 7.2.6
iLoadReleaseRate	Load release di/dt. Refer to [USBType-C1.0] Section 3.7.3.3.2 for cable details.	-150			mA/μs	Section 7.2.6
iOvershoot	Positive or negative overshoot when a load change occurs; relative to the settled value after the load change. Refer to USB [USBType-C1.0] Section 3.7.3.3.2 for cable details.	-230		230	mA	Section 7.2.6

Parameter	Description	MIN	TYP	MAX	UNITS	Reference
iSafe0mA	Maximum current a Sink is allowed to draw when V_{BUS} is driven to $vSafe0V$.			1.0	mA	Figure 7-20 Figure 7-21
iSnkSwapStdby	Maximum current a Sink can draw during Swap Standby. Ideally this current is very near to 0 mA largely influenced by Port leakage current.			2.5	mA	Section 7.2.7
pHubSusp	Suspend power consumption for a hub. 25mW + 25mW per downstream Port for up to 4 ports.			125	mW	Section 7.2.4
pSnkStdby	Power consumption during Sink Standby.			150	mW	Section 7.2.3
pSnkSusp	Suspend power consumption for a peripheral device.			25	mW	Section 7.2.4
snrSnk	Signal-to-noise ratio of Sink's noise reflected on V_{BUS} .	31			dB	Section 7.2.9.2
tNewSnkRevertToSrc	Hard Reset during Power Role Swap timing parameter.			90	ms	Figure 7-22, Figure 7-23, Figure 7-24, Figure 7-25
tNewSrc	Maximum time allowed for an initial Sink in Swap Standby to transition to new Source operation.			275	ms	Section 7.2.7 Table 7-11 Table 7-12
tSnkHardResetPrepare	Time alloted for the Sink power electronics to prepare for a Hard Reset.			15	ms	Table 7-15
tSnkNewPower	Maximum transition time between power levels.			15	ms	Section 7.2.3
tSnkRecover	Time for the Sink to resume USB Default Operation.			150	ms	Table 7-14
tSnkStdby	Time to transition to Sink Standby from Sink.			15	ms	Section 7.2.3
tSnkTransition	Maximum time for the Sink to transition to SwapStandby.	20		35	ms	Section 7.2.7

Parameter	Description	MIN	TYP	MAX	UNITS	Reference
tSwapRecover	Provides settling time after a hard reset before powering back up.	0.5		1	S	Table 7-18 Table 7-19
tTurnOnImpliedSink	Turn on time of implied Sink during Dead Battery operation.			15	ms	Table 7-20

Note 1: If more bypass capacitance than cSnkBulk max or cSnkBulkPd max is required in the device, then the device must incorporate some form of V_{BUS} surge current limiting as described in [USB3.1] Section 11.4.4.1.

7.4.3 Common Electrical Parameters

Electrical Parameters that are common to both the Source and the Sink that shall be followed are specified in Table 7-24.

Table 7-24 Common Source/Sink Electrical Parameters

Parameter	Description	MIN	ТҮР	MAX	UNITS	Reference
vSafe0V	Safe operating voltage at "zero volts".	0		8.0	V	Section 7.1.6
vSafe5V	Safe operating voltage at 5V. See [USB2.0] and [USB3.1] for allowable V _{BUS} voltage range.	[USB2.0]/ [USB3.1]		[USB2.0]/ [USB3.1]	V	Section 7.1.6
vSafeDB	Safe operating voltage for Dual-Role ports operating as DB Source. See [USB2.0] and [USB3.1] for allowable V _{BUS} voltage range.	[USB3.1]	Refer to Operating Region in Figure 7-6	[USB2.0]/ [USB3.1]	V	Section 7.1.13.3 Section 7.2.9.3 Table 7-20

8. Device Policy

8.1 Overview

This section describes the Device Policy and Policy Engine that implements it. For an overview of the architecture and how the Device Policy Manager fits into this architecture, please see Section 2.6.

8.2 Device Policy Manager

The Device Policy Manager is responsible for managing the power used by one or more USB Power Delivery ports. In order to have sufficient knowledge to complete this task it needs relevant information about the device it resides in. Firstly it has a priori knowledge of the device including the capabilities of the power supply and the receptacles on each Port since these will for example have specific current ratings. It also has to know information from the cable detection module regarding cable insertion, type and rating of cable etc. It also has to have information from the power supply about changes in its capabilities as well as being able to request power supply changes. With all of this information the Device Policy Manager is able to provide up to date information regarding the capabilities available to a specific Port and to manage the power resources within the device.

When working out the capabilities for a given Source Port the Device Policy Manager will take into account firstly the current rating of the Port's receptacle and whether the inserted cable is PD or non-PD rated and if so what is the capability of the plug. This will set an upper bound for the capabilities which may be offered. After this the Device Policy Manager will consider the available power supply resources since this will bound which voltages and currents may be offered. Finally, the Device Policy Manager will consider what power is currently allocated to other ports, which power is in the Power Reserve and any other amendments to Policy from the System Policy Manager. The Device Policy Manager will offer a set of capabilities within the bounds detailed above.

When selecting a capability for a given Sink Port the Device Policy Manager will first look at the capabilities offered by the Source. The Device Policy Manager will take into account the current rating of the Port's receptacle and for Type-A/Type-B plugs whether the inserted cable is PD or non-PD rated and if so what is the capability of the plug. This will set an upper bound for the capabilities which may be requested. The Device Policy Manager will also consider which capabilities are required by the Sink in order to operate. If an appropriate match for Voltage and Current can be found within the limits of the receptacle and cable then this will be requested from the Source. If an appropriate match cannot be found then a request for an offered voltage and current will be made, along with an indication of a capability mismatch.

For Dual-Role Ports the Device Policy Manager manages the functionality of both a Source and a Sink. In addition it is able to manage the Power Role Swap process between the two. In terms of power management this could mean that a Port which is initially consuming power as a Sink is able to become a power resource as a Source. Conversely, attached Sources may request that power be provided to them.

The functionality within the Device Policy Manager (and to a certain extent the Policy Engine) is scalable depending on the complexity of the device, including the number of different power supply capabilities and the number of different features supported for example System Policy Manager interface or Capability Mismatch, and the number of ports being managed. Within these parameters it is possible to implement devices from very simple power supplies to more complex power supplies or devices such as USB hubs or Hard Drives. Within multiport devices it is also permitted to have a combination of USB Power Delivery and non-USB Power Delivery ports which should all be managed by the Device Policy Manager.

As noted in Section 2.6 the logical architecture used in the PD specification will vary depending on the implementation. This means that different implementations of the Device Policy Manager may be relative small or large depending on the complexity of the device, as indicated above. It is also possible to allocate different responsibilities between the Policy Engine and the Device Policy Manager, which will lead to different types of architectures and interfaces.

The Device Policy Manager is responsible for the following:

Maintaining the Local Policy for the device

- For a Source, monitoring the present capabilities and triggering notifications of the change.
- For a Sink, evaluating and responding to capabilities related requests from the Policy Engine for a given Port.
- Control of the Source/Sink in the device.
- Control of the cable detection module for each Port.
- Interface to the Policy Engine for a given Port.

The Device Policy Manager is responsible for the following optional features when implemented:

- Communications with the System Policy over USB.
- For Sources with multiple ports monitoring and balancing power requirements across these ports.
- Monitoring of batteries and AC power supplies.

8.2.1 Capabilities

The Device Policy Manager in a Provider shall know the power supplies available in the device and their capabilities. In addition it shall be aware of any other PD Sources of power such as batteries and AC inputs. The available power sources and existing demands on the device shall be taken into account when presenting capabilities to a Sink.

The Device Policy Manager in a Consumer shall know the requirements of the Sink and use this to evaluate the capabilities offered by a Source. It shall be aware of its own power sources e.g. Batteries or AC supplies where these have a bearing on its operation as a Sink.

The Device Policy Manager in a Provider/Consumer or Consumer/Provider shall combine the above capabilities and shall also be able to present the dual-role nature of the device to an attached PD Capable device.

8.2.2 System Policy

A given PD Capable device may have no USB capability, or PD may have been added to a USB device in such a way that PD is not integrated with USB. In these two cases there shall be no requirement for the Device Policy Manager to interact with the USB interface of the device. The following requirements shall only apply to PD devices that expose PD functionality over USB.

The Device Policy Manager shall communicate over USB with the System Policy Manager according to the requirements detailed in Chapter 9. Whenever requested the Device Policy Manager shall implement a Local Policy according to that requested by the System Policy Manager. For example the System Policy Manager may request that a battery powered Device temporarily stops charging so that there is sufficient power for a HDD to spin up.

The System Policy Manager may operate in an "Intrusive" POLICY_MODE where supported by a PD Capable device. This means that each and every request, which can be handled by the System Policy Manager, received by the Device Policy Manager is passed up to the USB Host for a response. In practice this means that there is a Device Policy Manager running on the USB Host and communicating via the USB bus to the PD Module. This enables software based implementations of the Device Policy Manager but has serious implications in terms of response times which have to be taken into consideration.

Note: that due to timing constraints, a PD Capable device shall be able to respond autonomously to all time-critical PD related requests.

8.2.3 Control of Source/Sink

The Device Policy Manager for a Provider shall manage the power supply for each PD Source Port and shall know at any given time what the negotiated power is. It shall request transitions of the supply and inform the Policy Engine whenever a transition completes.

The Device Policy Manager for a Consumer shall manage the Sink for each PD Sink Port and shall know at any given time what the negotiated power is.

The Device Policy Manager for a Provider/Consumer or Consumer/Provider shall manage the transition between Source/Sink roles for each PD Dual-Role Port and shall know at any given time what operational role the Port is in.

The Device Policy Manager for a Consumer/Provider shall be able to detect and handle cases where back-powering is required due to a Dead Battery on the Provider/Consumer side. It shall determine the absence of V_{BUS} and the Provider/Consumer's ability to be back-powered from the Cable Detection module. It shall then initiate Provider role and instruct the power supply to start providing default output power. Refer to Section 4.1.

The Device Policy Manager for a Provider/Consumer may be able to detect and handle cases where back-powering is possible due to a Dead Battery. Where supported it shall determine the presence of V_{BUS} from the Cable Detection module. It shall then initiate Consumer role and instruct the power supply to start sinking default input power.

8.2.4 Cable Detection

8.2.4.1 **Device Policy Manager in a Provider**

The Device Policy Manager in the Provider shall control the Cable Detection module and shall be able to use the Cable Detection module to determine the attachment of a cable and for Type-A/Type-B whether it is a USB Power Delivery or non-USB Power Delivery cable.

This information and the type of receptacle on the local device shall be used to determine the capabilities of the Port and attached cabling. Note: that it may be necessary for the Device Policy Manager to also initiate additional discovery via Structured VDM messages in order to determine the full capabilities of the cabling (see Section 6.4.4.2).

8.2.4.2 **Device Policy Manager in a Consumer**

The Device Policy Manager in a Consumer controls the Cable Detection module and shall be able to use the Cable Detection module to determine the attachment of a USB Power Delivery or non-USB Power Delivery cable.

The type of cabling and receptacle together determine the current carrying ability of the Port and attached cabling.

8.2.4.3 **Device Policy Manager in a Consumer/Provider**

The Device Policy Manager in a Consumer/Provider inherits characteristics of Consumers and Providers and shall control the Cable Detection module in order to support the Dead Battery back-powering case to determine the following for a given Port:

- Attachment of a USB Power Delivery Provider/Consumer which supports Dead Battery back-powering
- Presence of V_{BUS}.

8.2.4.4 **Device Policy Manager in a Provider/Consumer**

The Device Policy Manager in a Provider/Consumer inherits characteristics of Consumers and Providers and may control the Cable Detection module in order to support the Dead Battery back-powering case to determine the following for a given Port:

Presence of V_{BUS}.

8.2.5 Managing Power Requirements

The Device Policy Manager in a Provider shall be aware of the power requirements of all devices connected to its Source Ports. This includes being aware of any reserve power that may be required by devices in the future and ensuring that power is shared optimally amongst attached PD Capable devices. This is a key function of the Device Policy Manager, whose implementation is critical to ensuring that all PD Capable devices get the power they require in a timely fashion in order to facilitate smooth operation. This is balanced by the fact that the Device Policy Manager is responsible for managing the sources of power that are, by definition, finite.

The Consumer's Device Policy Manager shall ensure that it takes no more power than is required to perform its functions and gives back unneeded power whenever possible (in such cases the Provider shall maintain a Power Reserve to ensure future operation is possible).

8.2.5.1 **Managing the Power Reserve**

There may be some products where a Device has certain functionality at one power level and a greater functionality at another, for example a Printer/Scanner that operates only as a printer with one power level and as a scanner if it can get more power. Visibility of the linkage between power and functionality will only be apparent at the USB Host; however the Device Policy Manager provides the mechanisms to manage the power requirements of such Devices.

Devices with the GiveBack flag cleared report Operating Current and Maximum Operating Current (see Section 6.4.2). For many Devices the Operating Current and the Maximum Operating Current will be the same. Devices with highly variable loads, such as Hard Disk Drives, may use Maximum Operating Current.

Devices with the GiveBack flag set report Operating Current and Minimum Operating Current (see Section 6.4.2). For many Devices the Operating Current and the Minimum Operating Current will be the same. Devices that charge their own batteries may use the Minimum Operating Current and GiveBack flag.

For example in the first case, a mobile device may require 500mA to operate, but would like an additional 1000mA to charge its battery. The mobile device would set the GiveBack flag (see Section 6.4.2.2) and request 500mA in the Minimum Operating Current field and 1500mA in the Operating Current field (provided that 1500mA was offered by the Source) indicating to the Provider that it could temporarily recover the 1000mA to meet a transitory request.

In the second case, a Hard Disk Drive (HDD) may require 2A to spin-up, but only 1A to operate. At startup the HDD would request Maximum Operating Current of 2A and an Operating Current of 2A. After the drive is spun-up and ready to operate it would make another request of 1A for its Operating Current and 2A for its Maximum Operating Current. Over time, its inactivity timers may expire and the HDD will go to a lower power state. When the HDD is next accessed, it has to spin-up again. So it will request an Operating Current of 2A and a Maximum Operating Current of 2A. The Provider may have the extra power available immediately and can immediately honor the request. If the power is not available, the Provider may have to harvest power, for example use the *GotoMin* message to get back some power before honoring the HDD's request. In such a case, the HDD would be told to wait using a *Wait* message. The HDD continues to Request additional power until the request is finally granted.

It shall be the Device Policy Manager's responsibility to allocate power and maintain a Power Reserve so as not to over-subscribe its available power resource. A Device with multiple ports such as a Hub shall always be able to meet the incremental demands of the Port requiring the highest incremental power from its Power Reserve.

The *GotoMin* message is designed to allow the Provider to reclaim power from one Port to support a Consumer on another Port that temporarily requires additional power to perform some short term operation. In the example above, the mobile device that is being charged reduces its charge rate to allow a Device Policy Manager to meet a request from an HDD for start-up current required to spin-up its platters. Any power which is available to be reclaimed using a *GotoMin* message may be counted as part of the Power Reserve.

A Consumer requesting power shall take into account its operational requirements when advertising its ability to temporarily return power. For example, a mobile device with a Dead Battery that is being used to make a call should make a request that retains sufficient power to continue the call. When the Consumer's requirements change, it shall re-negotiate its power to reflect the changed requirements.

8.2.5.2 **Power Capability Mismatch**

A capability mismatch occurs when a Consumer cannot obtain required power from a Provider and the Consumer requires such capabilities to operate. Different actions are taken by the Device Policy Manager and the System Policy Manager in this case.

8.2.5.2.1 Local device handling of mismatch

The Consumer's Device Policy Manager shall cause a message to be displayed to the end user that a power capability mismatch has occurred. Examples of such feedback can include:

• For a simple Device an LED may be used to indicate the failure. For example, during connection the LED could be solid amber. If the connection is successful the LED could change to green. If the connection fails it could be red or alternately blink amber.

• A more sophisticated Device with a user interface, e.g., a mobile device or monitor, should provide notification through the user interface on the Device.

The Provider's Device Policy Manager may cause a message to be displayed to the user of the power capability mismatch.

8.2.5.2.2 Device Policy Manager Communication with System Policy

In a USB Power Delivery aware system with an active System Policy manager (see Section 8.2.2), the Device Policy Manager shall notify the System Policy Manager of the mismatch. This information shall be passed back to the System Policy Manager using the mechanisms described in Chapter 8.3.3. The System Policy Manager should ensure that the user is informed of the condition. When another Port in the system could satisfy the Consumer's power requirements the user should be directed to move the Device to the alternate Port.

In order to identify a more suitable Source Port for the Consumer the System Policy Manager shall communicate with the Device Policy Manager in order to determine the Consumer's requirements. The Device Policy Manager shall use a *Get_Sink_Cap* message (see Section 6.3.8) to discover which power levels can be utilized by the Consumer.

8.2.6 Use of "Externally Powered" bit with Batteries and AC supplies

The Device Policy Manager in a Provider or Consumer may monitor the status of any variable sources of power that could have an impact on its capabilities as a Source such as Batteries and AC supplies and reflect this in the "Externally Powered" bit (see Section 6.4.1.3.1.3) provided as part of the Source or Sink Capabilities message (see Section 6.4.1). When monitored, and a USB interface is supported, the External Power status (see Section 9.4.4) and the battery state (see Section 9.4.2) shall also be reported to the System Policy Manager using the USB interface.


8.2.6.1 **AC Supplies**

The Externally Powered bit provided by Sources and Sinks (see Sections 6.4.1.2.3.3 and 6.4.1.3.1.3) refers to the presence of an external AC power supply (i.e. from a wall wart) that is providing 100% of the power to a given device. This means that the device is solely getting its power from this power supply and is not aggregating power from other, non-external, power sources. Logically this power can either be from an AC supply directly connected to the device or from an AC supply connected to an attached device, which is also getting 100% of its power from this power supply. The Externally Powered bit is in this way communicated through a PD system indicating that the origin of the power is from a single or multiple AC supplies:

- If the "Externally Powered" bit is set then that power is originally sourced from an AC supply.
- Devices capable of consuming on multiple ports can only claim that they are "Externally Powered" for the power advertised as a provider Port if 100% of the consumed power is from external supplies, (e.g. multiple AC supplies).
- This concept applies as the power is routed through multiple provider and Consumer tiers, so, as an example. Power provided out of a monitor that is connected to a monitor that gets power from an AC supply, will claim it is "Externally Powered" even though it is not directly connected to the AC supply.

An example use case is a Tablet computer that is used with two USB A/V displays that are daisy chained (see Figure 8-1). The tablet and 1st display are not externally powered, (meaning, they have no source of power outside of USB PD). The 2nd display has an external supply attached which may either be a USB PD based supply or some other form of external supply. When the displays are connected as shown, the power adapter attached to the 2nd display is able to power both the 1st display and the tablet. In this case the 2nd display will indicate the presence of the wall wart, to the 1st display, by setting its "Externally Powered" bit. The 1st display will then in turn indicate the presence of an external supply to the tablet by setting its "Externally Powered" bit. Power is transmitted through the system to all devices, provided that there is sufficient power available from the external supply.

Figure 8-1 Example of daisy chained displays



8.2.6.2 **Battery Supplies**

When monitored, and a USB interface is supported, the battery state shall be reported to the System Policy Manager using the USB interface.

A simplified algorithm is detailed below to ensure that battery powered devices will get charge from non-battery powered devices when possible, and also to ensure that devices do not constantly Power Role Swap back and forth. When two devices are connected that are not Externally Powered, they should define their own policies so as to prevent constant Power Role Swapping.

This algorithm uses the "Externally Powered" bit (see Sections 6.4.1.2.3.3 and 6.4.1.3.1.3), thus the decisions are based on the availability of an external supply, not the full capabilities of a system or device or product.

Rules:

- 1. Provider/Consumers using external sources ("Externally powered" bit set) shall always deny Power Role Swap requests from Consumer/Providers not using external sources ("Externally Powered" bit cleared).
- 2. Provider/Consumers not using external sources ("Externally Powered" bit cleared) shall always accept a Power Role Swap request from a Consumer/Provider using external power sources ("Externally Powered" bit set) unless the requester is not able to provide the requirements of the present Provider/Consumer.

8.2.7 Interface to the Policy Engine

The Device Policy Manager shall maintain an interface to the Policy Engine for each Port in the device.

8.2.7.1 **Device Policy Manager in a Provider**

The Device Policy Manager in a Provider shall also provide the following functions to the Policy Engine:

- Inform the Policy Engine of changes in cable/ device attachment status for a given cable.
- Inform the Policy Engine whenever the Source capabilities available for a Port change.
- Evaluate requests from an attached Consumer and provide responses to the Policy Engine.
- Respond to requests for power supply transitions from the Policy Engine.

- Indication to Policy Engine when power supply transitions are complete.
- Maintain a Power Reserve for devices operating on a Port at less than maximum power.

8.2.7.2 **Device Policy Manager in a Consumer**

The Device Policy Manager in a Consumer shall also provide the following functions to the Policy Engine:

- Inform the Policy Engine of changes in cable/device attachment status.
- Inform the Policy Engine whenever the power requirements for a Port change.
- Evaluate Source capabilities and provide suitable responses:
 - Request from offered capabilities
 - o Indicate whether additional power is required
- Respond to requests for Sink transitions from the Policy Engine.

8.2.7.3 **Device Policy Manager in a Provider/Consumer**

The Device Policy Manager in a Provider/Consumer shall provide the following functions to the Policy Engine:

- Provider Device Policy Manager
- Consumer Device Policy Manager
- Interface for the Policy Engine to request power supply transitions from Source to Sink and vice versa.
- Indications to Policy Engine during Power Role Swap transitions.

8.2.7.4 Device Policy Manager in a Provider/Consumer Dead Battery handling

The Device Policy Manager in a Provider/Consumer with a battery should also provide:

• Detection and handling of back powering in the case of a Type-A to Type-B Dead Battery (see Section 4.1.1).

In this scenario a Provider/Consumer shall:

- Detect that V_{BUS} is present and that its battery is dead
- Switch to Consumer role without using a *PR_Swap* message
- Use V_{BUS} to power the USB Power Delivery communications

8.2.7.5 **Device Policy Manager in a Consumer/Provider**

The Device Policy Manager in a Consumer/Provider shall provide the following functions to the Policy Engine:

- Consumer Device Policy Manager
- Provider Device Policy Manager
- Interface for the Policy Engine to request power supply transitions from Sink to Source and vice versa.
- Indications to Policy Engine during Power Role Swap transitions.

8.2.7.6 Device Policy Manager in a Consumer/Provider Dead Battery handling

The Device Policy Manager in a Consumer/Provider shall also provide:

• Detection and handling of back powering in the case of a Dead Battery (see Section 4.1).

In this scenario a Consumer/Provider shall:

- Detect that a Provider/Consumer with a Dead Battery capable of being back powered is attached
- Check that V_{BUS} is not present.
- Temporarily output *vSafeDB* on V_{BUS} to provide power to the Provider/Consumer so that it can send a Bit Stream.
- Detect Bit Stream sent by Provider/Consumer.
- Switch to the Provider role without using a *PR_Swap* message and output *vSafe5V* on V_{BUS} that will power the Provider/Consumer's PD communications.

8.3 Policy Engine

8.3.1 Introduction

There is one Policy Engine instance per SOP* per Port that interacts with the Device Policy Manager in order to implement the present Local Policy for that particular Port. This section includes:

- Message sequences for various operations
- A state diagram of the Policy Engine for a Source Port
- A state diagram of the Policy Engine for a Sink Port
- A state diagram of the Policy Engine for Dual-Role Ports
- State diagrams for handling Soft Reset
- State diagrams for handling *Ping* messages
- State diagrams for the Provider/Consumer and Consumer/Provider dead-battery/back-powering case
- State diagrams for Hard Reset
- State diagrams for BIST

8.3.2 Message Sequence Diagrams

The Device Policy Engine drives the message sequences and responses based on both the expected message sequences and the present Local Policy. This section contains sequence diagrams that highlight some of the more interesting transactions. It is by no means a complete summary of all possible combinations, but is illustrative in nature.

8.3.2.1 Basic Message Exchange

Figure 8-2 Basic Message Exchange (Successful) below illustrates how a message is sent. Note that the sender may be either a Source or Sink while the receiver may be either a Sink or Source. The basic message sequence is the same. It starts when the Message Sender's Protocol Layer at the behest of its Policy Engine forms a message that it passes to the Physical Layer.




Figure 8-2 Basic Message Exchange (Successful)

Table 8-1 Basic Message Flow

Step	Message Sender	Message Receiver
1	Policy Engine directs Protocol Layer to send a message.	
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends a CRC and sends the message.	Physical Layer receives the message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		Protocol Layer forwards the received message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it to the Physical Layer.
7	Physical Layer receives the message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
	Protocol Layer checks and increments the MessageIDCounter and stops CRCReceiveTimer.	
9	Protocol Layer informs the Policy Engine that the message was successfully sent.	

8.3.2.2 Errors in Basic Message flow

There are various points during the message flow where failures in communication or other issues can occur. Figure 8-3 is an annotated version of Figure 8-2 indicating at which points issues may occur.




Figure 8-3 Basic Message flow indicating possible errors

Table 8-2 Potential issues in Basic Message Flow

Point	Possible issues	
A	1. There is an incoming message on the channel meaning that the PHY Layer is unable to send. In this case the outgoing message is removed from the queue and the incoming message processed.	
	2. Due to some sort of noise on the line it is not possible to transmit. In this case the outgoing message is discarded by the PHY Layer. Retransmission is via the Protocol Layer's normal mechanism.	
В	1. Message does not arrive at the Physical Layer due to noise on the channel.	
	2. Message arrives but has been corrupted and has a bad CRC.	
	There is no message to passed up to the Protocol Layer on the receiver which means a <i>GoodCRC</i> message is not sent. This leads to a <i>CRCReceiveTimer</i> timeout in the Message Sender.	
С	1. <i>MessageID</i> of received message matches stored <i>MessageID</i> so this is a retry. Message is not passed up to the Policy Engine.	
D	1. Policy Engine receives a known message that it was not expecting.	
	2. Policy Engine receives an unknown (unrecognised) message.	
	These cases are errors in the protocol which leads to the generation of a <i>Soft Reset</i> message.	
Е	Same as point A but at the Message Receiver side.	
F	GoodCRC message response does not arrive Message Sender side due to the noise on the channel.	
	2. GoodCRC message response arrives but has a bad CRC.	
	A <i>GoodCRC</i> message is not received by the Message Sender's Protocol Layer. This leads to a <i>CRCReceiveTimer</i> timeout in the Message Sender.	

Point	Possible issues
G	 GoodCRC message is received but does contain the same MessageID as the transmitted message.
	2. A message is received but it is not a <i>GoodCRC</i> message (similar case to that of an unexpected or unknown message but this time detected in the Protocol Layer).
	Both of these issues indicate errors in receiving an expected <i>GoodCRC</i> message which will lead to a <i>CRCReceiveTimer</i> timeout in the Protocol Layer and a subsequent retry (except for communications with Cable Plugs).

Figure 8-4 illustrates one of these cases; the basic message flow with a retry due to a bad CRC at the Message Receiver. It starts when the Message Sender's Protocol Layer at the behest of its Policy Engine forms a message that it passes to the Physical Layer. The Protocol Layer is responsible for retries on a "3 strikes and you are out" basis (*nRetryCount*).




Figure 8-4 Basic Message Flow with Bad CRC followed by a Retry

Table 8-3 Basic Message Flow with CRC failure

Step	Message Sender	Message Receiver
1	Policy Engine directs Protocol Layer to send a message.	
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends a CRC and sends the message.	Physical Layer receives no message or a message with an incorrect CRC. Nothing is passed to Protocol Layer.

Step	Message Sender	Message Receiver
4	Since no response is received, the <i>CRCReceiveTimer</i> will expire and trigger the first retry by the Protocol Layer. The <i>RetryCounter</i> is incremented. Protocol Layer passes the message to the Physical Layer. Starts <i>CRCReceiveTimer</i> .	
5	Physical Layer appends a CRC and sends the message.	Physical Layer receives the message and checks the CRC to verify the message.
6		Physical Layer removes the CRC and forwards the message to the Protocol Layer.
7		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		Protocol Layer forwards the received message information to the Policy Engine that consumes it.
8		Protocol Layer generates a <i>GoodCRC</i> message and passes it to the Physical Layer.
9	Physical Layer receives the message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
10	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
11	Protocol Layer verifies the <i>MessageID</i> , stops <i>CRCReceiveTimer</i> and resets the <i>RetryCounter</i> . Protocol Layer informs the Policy Engine that the message was successfully sent.	

8.3.2.3 **Power Negotiation**

Figure 8-5 illustrates an example of a successful message flow during Power Negotiation. The negotiation goes through 5 distinct phases:

- The Source sends out its power capabilities in a *Source Capabilities* message.
- The Sink evaluates these capabilities and in the request phase selects one power level by sending a *Request* message.
- The Source evaluates the request and accepts the request with an *Accept* message.
- The Source transitions to the new power level and then informs the Sink by sending a *PS_RDY* message.
- The Sink starts using the new power level.

Sink : Source Policy Engine : Sink Policy Engine : Protocol : PHY : PHY : Protocol Cable Capabilities detected Plug type detected 2: Capabilities 3: Capabilities + CRC Start CRCReceiveTimer 4: Capabilities Check MessageID against local copy Store copy of MessageID 5: Capabilities received 6: GoodCRC 7: GoodCRC + CRC 8: GoodCRC Check and increment MessageIDCounter Stop CRCReceiveTimer 9: Capabilities sent Start SenderResponseTimer Detect plug type 10: Send Request 12: Request + CRC Start CRCReceiveTimer Check MessageID against local copy Store copy of MessageID 14: Request received 16: GoodCRC + CRC Stop SenderResponseTimer 17: GoodCRC Check and increment MessageIDCounter Stop CRCReceiveTimer 18: Request sent Start SenderResponseTimer **Evaluate Request** 19: Send Accept 21: Accept + CRC Start CRCReceiveTimer 22: Accept Check MessageID against local copy Store copy of MessageID 23: Accept received 24: GoodCRC 25: GoodCRC + CRC Stop SenderResponseTimer 26: GoodCRC Start PSTransitionTimer Check and increment MessageIDCounter Stop CRCReceiveTime 27: Accept sent Power supply adjusted to negotiated output Send Ping if required to maintain activity Prepare for new power 28: Send PS_RDY 29: PS RDY 30: PS_RDY + CRC Start CRCReceiveTimer 31: PS_RDY Check MessageID against local copy Store copy of MessageID 32: PS RDY received 33: GoodCRC 34: GoodCRC + CRC 35: GoodCRC Stop PSTransitionTimer Start SinkActivityTimer (if ping required) Check and increment MessageIDCounter Stop CRCReceiveTimer 36: PS RDY sent Start SourceActivityTimer (if ping required) New Power level

Figure 8-5 Successful Power Negotiation

Table 8-4 below provides a detailed explanation of what happens at each labeled step in Figure 8-5 above.

Table 8-4 Steps for a successful Power Negotiation

Step	Source	Sink
1	The Cable Capabilities or Plug Type are detected if these are not already known (see Section 4.4). Policy Engine directs the Protocol Layer to send a <i>Source Capabilities</i> message that represents the power supply's present capabilities.	
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>Source Capabilities</i> message.	Physical Layer receives the <i>Source Capabilities</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Source Capabilities</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>Source Capabilities</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the MessageIDCounter and stops CRCReceiveTimer. Protocol Layer informs the Policy Engine that the Source Capabilities message was successfully sent. Policy Engine starts SenderResponseTimer.	
10		Policy Engine evaluates the <i>Source Capabilities</i> message sent by the Source, detects the plug type if this is necessary (see Section 4.4) and selects which power it would like. It tells the Protocol Layer to form the data (e.g. Power Data Object) that represents its Request into a message.
11		Protocol Layer creates the <i>Request</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .

Step	Source	Sink
12	Physical Layer receives the <i>Request</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Request message.
13	Physical Layer removes the CRC and forwards the <i>Request</i> message to the Protocol Layer.	
14	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer passes the Request information to the Policy Engine. Policy Engine stops <i>SenderResponseTimer</i> .	
15	The Protocol Layer generates a <i>GoodCRC</i> message and passes it to its Physical Layer.	
16	Physical Layer appends CRC and sends the message.	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		The protocol Layer verifies and increments the <i>MessageIDCounter</i> . It informs the Policy Engine that the <i>Request</i> message was successfully sent. The Protocol Layer stops the <i>CRCReceiveTimer</i> .
		The Policy Engine starts SenderResponseTimer .
19	Policy Engine evaluates the <i>Request</i> message sent by the Sink and decides if it can meet the request. It tells the Protocol Layer to form an <i>Accept</i> message.	
20	The Protocol Layer forms the <i>Accept</i> message that is passed to the Physical Layer and starts the <i>CRCReceiveTimer</i> .	
21	Physical Layer appends CRC and sends the <i>Accept</i> message.	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.
22		Physical Layer forwards the <i>Accept</i> message to the Protocol Layer.

Step	Source	Sink
23		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		Protocol Layer informs the Policy Engine that an <i>Accept</i> message has been received. The Policy Engine stops <i>SenderResponseTimer</i> , starts the <i>PSTransitionTimer</i> and reduces its current draw.
		The Device Policy Manager prepares the Power supply for transition to the new power level.
24		The Protocol Layer generates a <i>GoodCRC</i> message and passes it to its Physical Layer.
25	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends CRC and sends the message.
26	Physical Layer forwards the <i>GoodCRC</i> message to the Protocol Layer. The Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops the <i>CRCReceiveTimer</i> .	
27	The Protocol Layer informs the Policy Engine that an <i>Accept</i> message was successfully sent.	
	power supply Adjusts its Output	to the Negotiated Value
28	The Device Policy Manager informs the Policy Engine that the power supply has settled at the new operating condition and tells the Protocol Layer to send a <i>PS_RDY</i> message. If the time taken to settle exceeds <i>SourceActivityTimer tSourceActivity</i> then a <i>Ping</i> message will be sent.	
29	The Protocol Layer forms the PS_RDY message and starts the CRCReceiveTimer .	
30	Physical Layer appends CRC and sends the PS_RDY message.	Physical Layer receives the <i>PS_RDY</i> message and compares the CRC it calculated with the one sent to verify the message.
31		Physical Layer forwards the <i>PS_RDY</i> message to the Protocol Layer.
32		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		Protocol Layer informs the Policy Engine that a RS_RDY has been received. The Policy Engine stops the <i>PSTransitionTimer</i> and starts the <i>SinkActivityTimer</i> to monitor for <i>Ping</i> message timeout if required (see Section 6.3.5).

Step	Source	Sink
33		The Protocol Layer generates a <i>GoodCRC</i> message and passes it to its Physical Layer.
34	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends CRC and sends the message.
35	Physical Layer forwards the <i>GoodCRC</i> message to the Protocol Layer. The Protocol Layer verifies and increments the <i>MessageIDCounter</i> . Stops the <i>CRCReceiveTimer</i> .	
36	The Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. The Policy Engine starts the <i>SourceActivityTimer</i> in order to start pinging if required (see Section 6.3.5).	

8.3.2.4 Reclaiming Power with GotoMin message

This is an example of a GotoMin operation. Figure 8-6 shows the messages as they flow across the bus and within the devices to accomplish the GotoMin.




Figure 8-6 Successful GotoMin operation

The table below provides a detailed explanation of what happens at each labeled step in Figure 8-6 above.

Table 8-5 Steps for a GotoMin Negotiation

Step	Source	Sink
1	Policy Engine tells the Protocol Layer to form a <i>GotoMin</i> message.	
2	The Protocol Layer forms the <i>GotoMin</i> message that is passed to the Physical Layer and starts the <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>GotoMin</i> message.	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.
4		Physical Layer forwards the <i>GotoMin</i> message to the Protocol Layer.

Step	Source	Sink
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		Protocol Layer informs the Policy Engine that a <i>GotoMin</i> message has been received. The Policy starts the <i>PSTransitionTimer</i> and reduces its current draw.
		The Policy Engine prepares the Power supply for transition to the new power level.
6		The Protocol Layer generates a <i>GoodCRC</i> message and passes it to its Physical Layer.
7	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends CRC and sends the message.
8	Physical Layer forwards the <i>GoodCRC</i> message to the Protocol Layer. The Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops the <i>CRCReceiveTimer</i> .	
9	The Protocol Layer informs the Policy Engine that a <i>GotoMin</i> message was successfully sent.	
	power supply Adjusts its Output	to the Negotiated Value
10	Policy Engine sees the power supply has settled at the new operating condition and tells the Protocol Layer to send a <i>PS_RDY</i> message. If the time taken to settle exceeds <i>tSourceActivity</i> then a <i>Ping</i> message will be sent (if required see Section 6.3.5).	
11	The Protocol Layer forms the <i>PS_RDY</i> message and starts the <i>CRCReceiveTimer</i> .	
12	Physical Layer appends CRC and sends the PS_RDY message.	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.
13		Physical Layer forwards the <i>PS_RDY</i> message to the Protocol Layer.
14		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		Protocol Layer informs the Policy Engine that a PS_RDY message has been received. The Policy Engine stops the PSTransitionTimer and optionally starts the SinkActivityTimer to monitor for Ping message timeout (if required see Section 6.3.5).

Step	Source	Sink
15		The Protocol Layer generates a <i>GoodCRC</i> message and passes it to its Physical Layer.
16	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends CRC and sends the message.
17	Physical Layer forwards the <i>GoodCRC</i> message to the Protocol Layer. The Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops the <i>CRCReceiveTimer</i> .	
18	The Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. The Policy Engine starts the <i>SourceActivityTimer</i> in order to start pinging (if required see Section 6.3.5).	

8.3.2.5 **Soft Reset**

This is an example of a Soft Reset operation. Figure 8-7 shows the messages as they flow across the bus and within the devices to accomplish the Soft Reset.

Reset Initiator Reset Responder : Policy Engine : PHY : PHY : Protocol : Policy Engine : Protocol 1: Send Soft Reset Reset MessageIDCounter and RetryCounter 2: Soft Reset 3: Soft Reset + CRC Start CRCReceiveTimer 4: Soft Reset Reset MessageIDCounter and RetryCounter 5: Soft Reset received 6: GoodCRC 7: GoodCRC + CRC 8: GoodCRC Check and increment MessageIDCounter Stop CRCReceiveTimer 9: Soft Reset sent Start SenderResponseTimer 10: Send Accept 12: Accept + CRC Start CRCReceiveTimer 13: Accept Store copy of MessageID 14: Accept received 16: GoodCRC + CRC 15: GoodCRC 17: GoodCRC Stop SenderResponseTimer Check and increment MessageIDCounter Stop CRCReceiveTimer 18: Accept sent Reset Complete

Figure 8-7 Soft Reset

Table 8-6 below provides a detailed explanation of what happens at each labeled step in Figure 8-7 above.

Table 8-6 Steps for a Soft Reset

Step	Reset Initiator	Reset Responder
1	The Policy Engine directs the Protocol Layer to generate a <i>Soft Reset</i> message to request a Soft Reset.	
2	Protocol Layer resets <i>MessageIDCounter</i> and <i>RetryCounter</i> . Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>Soft Reset</i> message.	Physical Layer receives the <i>Soft Reset</i> message and compares the CRC it calculated with the one sent to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Soft Reset</i> message to the Protocol Layer.

Step	Reset Initiator	Reset Responder
5		Protocol Layer does not check the <i>MessageID</i> in the incoming message and resets <i>MessageIDCounter</i> and <i>RetryCounter</i> . The Protocol Layer forwards the received <i>Soft Reset</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Soft Reset</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the message.
13	Protocol Layer stores the <i>MessageID</i> of the incoming message.	
14	The Protocol Layer forwards the received <i>Accept</i> message information to the Policy Engine that consumes it.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent.
	The reset is complete and protocol communication	on can restart.

8.3.2.6 **Hard Reset**

The following sections describe the steps required for a USB Power Delivery Hard Reset. The Hard Reset returns the operation of the USB Power Delivery to default role and operating voltage/current. During the Hard Reset USB Power Delivery PHY Layer communications shall be disabled preventing communication between the Port partners.

Note: Hard Reset, in this case, is applied to the USB Power Delivery capability of an individual Port on which the Hard Reset is requested. A side effect of the Hard Reset is that it might reset other functions on the Port such as USB.

8.3.2.6.1 Provider Initiated Hard Reset

This is an example of a Hard Reset operation when initiated by a Provider. Figure 8-8 shows the messages as they flow across the bus and within the devices to accomplish the Hard Reset.




Figure 8-8 Provider initiated Hard Reset

Table 8-7 Steps for Source initiated Hard Reset

Step	Provider	Consumer
1	The Policy Engine directs the Protocol Layer to generate <i>Hard Reset</i> signaling. The Policy Engine starts the <i>NoResponseTimer</i> and directs the power supply to reset to USB Default Operation.	
2	Protocol Layer resets <i>MessageIDCounter</i> and <i>RetryCounter</i> . Protocol Layer requests the Physical Layer send <i>Hard Reset</i> signaling.	
3	Physical Layer sends <i>Hard Reset</i> signaling and then disables the PHY Layer communications channel for transmission and reception.	Physical Layer receives the <i>Hard Reset</i> signaling and disables the PHY Layer communications channel for transmission and reception.
4		Physical Layer informs the Protocol Layer of the Hard Reset. Protocol Layer resets <i>MessageIDCounter</i> and <i>RetryCounter</i> .
5		The Protocol Layer informs the Policy Engine of the Hard Reset. The Policy Engine starts the <i>NoResponseTimer</i> and directs the Power Sink to reset to default operation.
6		The Power Sink returns to default operation. The Policy Engine informs the Protocol Layer that the Power Sink has been reset.
7		The Protocol Layer informs the PHY Layer that the Hard Reset is complete. The PHY Layer enables the PHY Layer communications channel for transmission and reception.
8	The power supply is reset to default operation. The Policy Engine informs the Protocol Layer that the power supply has been reset.	
9	The Protocol Layer informs the PHY Layer that the Hard Reset is complete. The PHY Layer enables the PHY Layer communications channel for transmission and reception.	
	The reset is complete and protocol communication	on can restart.
10	Policy Engine directs the Protocol Layer to send a <i>Source Capabilities</i> message that represents the power supply's present capabilities.	
11	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	

Step	Provider	Consumer
12	Physical Layer appends CRC and sends the <i>Source Capabilities</i> message.	Physical Layer receives the <i>Source Capabilities</i> message and checks the CRC to verify the message.
13		Physical Layer removes the CRC and forwards the <i>Source Capabilities</i> message to the Protocol Layer.
14		Protocol Layer stores the <i>MessageID</i> of the incoming message. The Protocol Layer forwards the received
		Source Capabilities message information to the Policy Engine that consumes it. The Policy Engine stops the NoResponse Timer.
15		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
16	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
17	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
18	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Source Capabilities</i> message was successfully sent. Policy Engine stops the <i>NoResponseTimer</i> and starts the <i>SenderResponseTimer</i> .	
	USB Power Delivery communication is re-establis	shed.

8.3.2.6.2 Consumer Initiated Hard Reset

This is an example of a Hard Reset operation when initiated by a Consumer. Figure 8-9 shows the messages as they flow across the bus and within the devices to accomplish the Hard Reset.




Figure 8-9 Consumer Initiated Hard Reset

Table 8-8 Steps for Sink initiated Hard Reset

Step	Provider	Consumer
1		The Policy Engine directs the Protocol Layer to generate <i>Hard Reset</i> signaling. The Policy Engine starts the <i>NoResponseTimer</i> and directs the Power Sink to reset to USB Default Operation.
2		Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> . Protocol Layer requests the Physical Layer send <i>Hard Reset</i> signaling.
3	Physical Layer receives the <i>Hard Reset</i> signaling and disables the PHY Layer communications channel for transmission and reception.	Physical Layer sends the <i>Hard Reset</i> signaling and then disables the PHY Layer communications channel for transmission and reception.
4	Physical Layer informs the Protocol Layer of the Hard Reset. Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> .	
5	The Protocol Layer Informs the Policy Engine of the Hard Reset. The Policy Engine starts the <i>NoResponseTimer</i> and requests the power supply to reset to USB Default Operation.	
6		The Power Sink returns to USB Default Operation. The Policy Engine informs the Protocol Layer that the Power Sink has been reset.
7		The Protocol Layer informs the PHY Layer that the Hard Reset is complete. The PHY Layer enables the PHY Layer communications channel for transmission and reception.
8	The power supply is reset to USB Default Operation. The Policy Engine informs the Protocol Layer that the power supply has been reset.	
9	The Protocol Layer informs the PHY Layer that the Hard Reset is complete. The PHY Layer enables the PHY Layer communications channel for transmission and reception.	
	The reset is complete and protocol communication	on can restart.
10	Policy Engine directs the Protocol Layer to send a <i>Source Capabilities</i> message that represents the power supply's present capabilities.	

Step	Provider	Consumer
11	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
12	Physical Layer appends CRC and sends the Source Capabilities message.	Physical Layer receives the <i>Source Capabilities</i> message and checks the CRC to verify the message.
13		Physical Layer removes the CRC and forwards the <i>Source Capabilities</i> message to the Protocol Layer.
14		Protocol Layer stores the <i>MessageID</i> of the incoming message. The Protocol Layer forwards the received <i>Source Capabilities</i> message information to the Policy Engine that consumes it. The Policy
15		Engine stops the <i>NoResponseTimer</i> . Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
16	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
17	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
18	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Source Capabilities</i> message was successfully sent. Policy Engine stops the <i>NoResponseTimer</i> and starts the <i>SenderResponseTimer</i> .	
	USB Power Delivery communication is re-establis	shed.

8.3.2.6.3 Provider Initiated Hard Reset – Consumer Long Reset

This is an example of a Hard Reset operation when initiated by a Provider. In this example the Consumer is slow responding to the reset causing the Provider to send multiple *Source Capabilities* messages before it receives a *GoodCRC* message response. Figure 8-10 shows the messages as they flow across the bus and within the devices to accomplish the Hard Reset.




Figure 8-10 Provider initiated reset - Consumer long reset

Table 8-9 Steps for Source initiated Hard Reset - Sink long reset

Step	Provider	Consumer
1	The Policy Engine directs the Protocol Layer to generate <i>Hard Reset</i> signaling. The Policy Engine starts the <i>NoResponseTimer</i> and directs the power supply to reset to USB Default Operation.	
2	Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> . Protocol Layer requests the Physical Layer send <i>Hard Reset</i> signaling.	
3	Physical Layer sends the <i>Hard Reset</i> signaling and then disables the PHY Layer communications channel for transmission and reception.	Physical Layer receives the <i>Hard Reset</i> signaling and disables the PHY Layer communications channel for transmission and reception.
4		Physical Layer informs the Protocol Layer of the Hard Reset. Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> .
5		The Protocol Layer Informs the Policy Engine of the Hard Reset. The Policy Engine starts the <i>NoResponseTimer</i> and requests the Power Sink to reset to USB Default Operation.
6	The power supply is reset to USB Default Operation. The Policy Engine informs the Protocol Layer that the power supply has been reset.	
7	The Protocol Layer informs the PHY Layer that the Hard Reset is complete. The PHY Layer enables the PHY Layer communications channel for transmission and reception.	
	The reset is complete and protocol communication	on can restart.
8	Policy Engine directs the Protocol Layer to send a <i>Source Capabilities</i> message that represents the power supply's present capabilities. Policy Engine starts the <i>SourceCapabilityTimer</i> . The <i>SourceCapabilityTimer</i> times out one or more times until a <i>GoodCRC</i> message response is received.	
9	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
10	Physical Layer appends CRC and sends the <i>Source Capabilities</i> message.	Note: <i>Source Capabilities</i> message not received since channel is disabled.

Step	Provider	Consumer
11		The Power Sink returns to USB Default Operation. The Policy Engine informs the Protocol Layer that the Power Sink has been reset.
12		The Protocol Layer informs the PHY Layer that the Hard Reset is complete. The PHY Layer enables the PHY Layer communications channel for transmission and reception.
	The reset is complete and protocol communication	n can restart.
13	Policy Engine directs the Protocol Layer to send a <i>Source Capabilities</i> message that represents the power supply's present capabilities. Starts the <i>SourceCapabilityTimer</i> .	
14	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
15	Physical Layer appends CRC and sends the <i>Source Capabilities</i> message.	Physical Layer receives the <i>Source Capabilities</i> message and checks the CRC to verify the message.
16		Physical Layer removes the CRC and forwards the <i>Source Capabilities</i> message to the Protocol Layer.
17		Protocol Layer stores the <i>MessageID</i> of the incoming message. The Protocol Layer forwards the received <i>Source Capabilities</i> message information to the Policy Engine that consumes it. The Policy Engine stops the <i>NoResponseTimer</i> .
18		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
19	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
20	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
21	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Source Capabilities</i> message was successfully sent. Policy Engine stops the <i>SourceCapabilityTimer</i> , stops the <i>NoResponseTimer</i> and starts the <i>SenderResponseTimer</i> .	
	USB Power Delivery communication is re-establis	shed.

8.3.2.7 Type-A/B specific Message Sequence Diagrams

8.3.2.7.1 Type-A/B Power Role Swap

8.3.2.7.1.1 Type-A/B Source Initiated Power Role Swap without subsequent Power Negotiation

This is an example of a successful Power Role Swap operation initiated by a Type-A or Type-B Dual-Role Port which initially, at the start of this message sequence, is acting as a Source. It does not include any subsequent Power Negotiation which is required in order to establish an Explicit Contract (see previous section for the details of a Power Negotiation).

There are four distinct phases to the Power Role Swap negotiation:

- 1. A *PR_Swap* message is sent.
- 2. An *Accept* message in response to the *PR_Swap* message.
- 3. The original Source sets its power output to *vSafe0V* and sends a *PS_RDY* message when it gets there.
- 4. The new Source then sets its power output to *vSafe5V* and sends a *PS_RDY* message when it is ready to supply power.

Figure 8-11 shows the messages as they flow across the bus and within the devices to accomplish the Power Role Swap sequence.




Figure 8-11 Type-A or Type-B Successful Power Role Swap Sequence Initiated by the Source

Table 8-10 below provides a detailed explanation of what happens at each labeled step in Figure 8-11 above.

Table 8-10 Steps for a Successful Type-A or Type-B Source Initiated Power Role Swap Sequence

Step	Dual-RolePort (initially Source Port)	Dual-Role Port (initially Sink Port)
1	Port Power Role starts as Source. Policy Engine directs the Protocol Layer to send a PR_Swap message.	Port Power Role starts as Sink.
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>PR_Swap</i> message.	Physical Layer receives the <i>PR_Swap</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>PR_Swap</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received PR_Swap message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>PR_Swap</i> message sent by the Source and decides that it is able and willing to do the Power Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the <i>Accept</i> message.	Physical Layer appends a CRC and sends the <i>Accept</i> message.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received PR_Swap message information to the Policy Engine that consumes it.	

Step	Dual-RolePort (initially Source Port)	Dual-Role Port (initially Sink Port)
14	The Policy Engine requests its power supply to stop supplying power and stops the <i>SenderResponseTimer</i> . If the time taken to stop supplying power	
	exceeds <i>tSourceActivity</i> then a <i>Ping</i> message will be sent(if required see Section 6.3.5).	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine starts the <i>PSSourceOffTimer</i> and tells the power supply to stop sinking current.
19	The Policy Engine determines its power supply is no longer supplying V_{BUS} , it directs the Protocol Layer to generate a PS_RDY message, with the Port Power Role bit in the header set to "Sink", to tell its Port Partner that it can begin to Source V_{BUS} .	
20	Protocol Layer sets the <i>Port Power Role</i> bit in the header set to "Sink", creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
21	Physical Layer appends CRC and sends the PS_RDY message.	Physical Layer receives the <i>PS_RDY</i> message and checks the CRC to verify the message.
22		Physical Layer removes the CRC and forwards the PS_RDY message to the Protocol Layer.
23		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received PS_RDY message information to the Policy Engine that consumes it. The Policy Engine stops the PSSourceOffTimer and starts switching the power supply to vSafe5V Source operation.
		If the time taken to start supplying power exceeds <i>tSourceActivity</i> then a <i>Ping</i> message will be sent (if required see Section 6.3.5).

Step	Dual-RolePort (initially Source Port)	Dual-Role Port (initially Sink Port)
24		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
25	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
26	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
27	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. Policy Engine starts <i>PSSourceOnTimer</i> .	
28		Policy Engine, when its power supply is ready to supply power, tells the Protocol Layer to form a PS_RDY message. The Port Power Role bit used in this and subsequent message headers is now set to "Source".
29		Protocol Layer creates the <i>PS_RDY</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
30	Physical Layer receives the <i>PS_RDY</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the PS_RDY message.
31	Physical Layer removes the CRC and forwards the <i>PS_RDY</i> message to the Protocol Layer.	
32	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received PS_RDY message information to the Policy Engine that consumes it.	
33	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
34	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message The Policy Engine stops the <i>PSSourceOnTimer</i> , informs the power supply it can now Sink power and resets the Protocol Layer.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
35		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.

Step	Dual-RolePort (initially Source Port)	Dual-Role Port (initially Sink Port)
36		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. The Policy Engine resets the <i>CapsCounter</i> , resets the Protocol Layer and starts the <i>SwapSourceStartTimer</i> which must timeout before sending any <i>Source Capabilities</i> messages.
	The Power Role Swap is complete, the roles have negotiate for more power.	been reversed and the Port Partners are free to

8.3.2.7.1.2 Type-A/B Sink Initiated Power Role Swap without subsequent Power Negotiation

This is an example of a successful Power Role Swap operation initiated by a Type-A or Type-B Dual-Role Port which initially, at the start of this message sequence, is acting as a Sink. It does not include any subsequent Power Negotiation which is required in order to establish an Explicit Contract (see Section 8.3.2.3).

There are four distinct phases to the Power Role Swap negotiation:

- 1) A PR_Swap message is sent.
- 2) An *Accept* message in response to the *PR_Swap* message.
- 3) The original Source sets its power output to *vSafe0V* and sends a *PS_RDY* message when it gets there.
- 4) The new Source then sets its power output to *vSafe5V* and sends a *PS_RDY* message when it is ready to supply power.

Figure 8-12 shows the messages as they flow across the bus and within the devices to accomplish the Power Role Swap.

Dual-Role Port (Initially Sink Port) Dual-Role Port (Initially Source Port) : Policy Engine : Policy Engine : Protocol : PHY : PHY : Protocol Port Power Role = Sink Port Power Role = Source 1: Send PR_Swap 2:PR Swa 3: PR_Swap + CRC Start CRCReceiveTimer 4: PR_Swap Check MessageID against local copy Store copy of MessageID 5: PR_Swap received 7: GoodCRC + CRC 8: GoodCRC Check and increme MessageIDCounter Stop CRCReceiveTimer 9:PR_Swap sent Evaluate PR_Swap request 10: Send Accept 12: Accept + CRC Start CRCReceiveTimer Check MessageID against local copy Store copy of MessageID 14: Accept received 15: GoodCRC 16: GoodCRC + CRC Ston SenderResnonseTime 17: GoodCRC Start PSSourceOffTimer
Tell Power Sink to stop
sinking current nd increment MessageIDCounter Stop CRCReceiveTimer Check and incren 18: Accept sent Tell Power Supply to stop sourcing power Send Ping if required to maintain activity _____ Power Supply stops sourcing power 19: Send PS_RDY Port Power Role -> Sink 20: PS_RDY 21: PS_RDY + CRC 22: PS_RDY Check MessageID against local copy Store copy of MessageID 23: PS RDY received 24: GoodCRC 25: GoodCRC + CRC Port Power Role -> Source 26: GoodCRC Check and increment MessageIDCounter Stop CRCReceiveTimer Stop PSSourceOffTimer Set Power Supply to 5V output Send Ping if required to maintain activity 27: PS_RDY sent Start PSSourceOnTimer Power Supply reaches 5V output 28: Send PS_RDY 29: PS_RDY 30: PS_RDY + CRC Start CRCReceiveTimer 31: PS_RDY Check MessageID against local copy Store copy of MessageID 32: PS_RDY received 33: GoodCRC 34: GoodCRC + CRC 35: GoodCRC Stop PSSourceOnTimer Tell Power Supply to start sinking power Reset Protocol Layer t MessageIDCounter Stop CRCReceiveTimer 36: PS_RDY sent Reset Protocol Layer Start SwapSourceStartTimer New Power Roles

Figure 8-12 Type-A or Type-B Successful Power Role Swap Sequence Initiated by the Sink

Table 8-11 Steps for a Successful Type-A or Type-B Sink Initiated Power Role Swap Sequence

Step	Dual-Role Port (initially Sink Port)	Dual-Role Port (initially Source Port)
1	Port Power Role starts as Sink. Policy Engine directs the Protocol Layer to send a PR_Swap message.	Port Power Role starts as Source.
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>PR_Swap</i> message.	Physical Layer receives the <i>PR_Swap</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>PR_Swap</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received PR_Swap message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>PR_Swap</i> message sent by the Sink and decides that it is able and willing to do the Power Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the <i>Accept</i> message.	Physical Layer appends a CRC and sends the <i>Accept</i> message.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received PR_Swap message information to the Policy Engine that consumes it.	

Step	Dual-Role Port (initially Sink Port)	Dual-Role Port (initially Source Port)
14	The Policy Engine stops the SenderResponseTimer, starts the PSSourceOffTimer and tells the power supply to stop sinking current.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the GoodCRC message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine tells the power supply to stop supplying power.
		If the time taken to stop supplying power exceeds <i>tSourceActivity</i> then a <i>Ping</i> message will be sent (if required see Section 6.3.5).
19		The Policy Engine determines its power supply is no longer supplying V_{BUS} , it directs the Protocol Layer to generate a PS_RDY message, with the Port Power Role bit in the header set to "Sink", to tell its Port Partner that it can begin to source V_{BUS} .
20		Protocol Layer sets the <i>Port Power Role</i> bit in the header set to "Sink", creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
21	Physical Layer receives the <i>PS_RDY</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the PS_RDY message.
22	Physical Layer removes the CRC and forwards the <i>PS_RDY</i> message to the Protocol Layer.	
23	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received PS_RDY message information to the Policy Engine that consumes it. The Policy Engine stops the PSSourceOffTimer and starts switching the power supply to vSafe5V Source operation.	
	If the time taken to start supplying power exceeds tSourceActivity then a Ping message will be sent (if required see Section 6.3.5).	

Step	Dual-Role Port (initially Sink Port)	Dual-Role Port (initially Source Port)
24	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
25	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.
26		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
27		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. Policy Engine starts <i>PSSourceOnTimer</i> .
28	Policy Engine, when its power supply is ready to supply power, tells the Protocol Layer to form a <i>PS_RDY</i> message. The <i>Port Power Role</i> bit used in this and subsequent message headers is now set to "Source".	
29	Protocol Layer creates the <i>PS_RDY</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
30	Physical Layer appends a CRC and sends the PS_RDY message.	Physical Layer receives the <i>PS_RDY</i> message and compares the CRC it calculated with the one sent to verify the message.
31		Physical Layer removes the CRC and forwards the PS_RDY message to the Protocol Layer.
32		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>PS_RDY</i> message information to the Policy Engine that consumes it. The Policy Engine stops the <i>PSSourceOnTimer</i> , informs the power supply that it can start consuming power and optionally starts the <i>SinkActivityTimer</i> to check for <i>Ping</i> messages.
33		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
34	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the GoodCRC message. The Policy Engine stops the PSSourceOnTimer , informs the power supply it can now Sink power and resets the Protocol Layer.
35	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> to the Protocol Layer.	

Step	Dual-Role Port (initially Sink Port)	Dual-Role Port (initially Source Port)
36	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. The Policy Engine resets the <i>CapsCounter</i> , resets the Protocol Layer and starts the <i>SwapSourceStartTimer</i> which must timeout before sending any <i>Source Capabilities</i> messages.	
	The Power Role Swap is complete, the roles have negotiate for more power.	been reversed and the Port Partners are free to

8.3.2.7.1.3 Type-A/B Source Initiated Hard Reset (Power Role Swapped)

This is an example of a Hard Reset operation when initiated by a Type-A or Type-B Dual-Role device which is currently Power Role Swapped and initially acting as a Source at the start of this message sequence. In this example both Dual-Role devices return to their original roles after the Hard Reset. Figure 8-13 shows the messages as they flow across the bus and within the devices to accomplish the Hard Reset.




Figure 8-13 Type-A or Type-B Source initiated Hard Reset (Power Role Swapped)

Table 8-12 Steps for Type-A or Type-B Source initiated Hard Reset (Power Role Swapped)

Step	Provider/Consumer (InitiallySink Port)	Consumer/Provider (InitiallySource Port)
1	Port Power Role starts as Sink.	Port Power Role starts as Source. The Policy Engine directs the Protocol Layer to generate Hard Reset signaling. The Policy Engine starts the NoResponseTimer and directs the power supply to stop sourcing
		power.
2		Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> .
		Port Power Role reverts to Sink.
		Protocol Layer requests the Physical Layer send <i>Hard Reset</i> signaling.
3	Physical Layer receives the <i>Hard Reset</i> signaling and disables the PHY Layer communications channel for transmission and reception.	Physical Layer sends the <i>Hard Reset</i> signaling and then disables the PHY Layer communications channel for transmission and reception.
4	Physical Layer informs the Protocol Layer of the Hard Reset.	
	Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> . <i>Port Power Role</i> reverts to Source.	
5	The Protocol Layer Informs the Policy Engine of the Hard Reset.	
	The Policy Engine starts the <i>NoResponseTimer</i> and directs the Sink to stop sinking power.	
6		The power supply stops sourcing power on $V_{\text{\scriptsize BUS}}$ and reverts to Sink operation.
		The Policy Engine informs the Protocol Layer that the Sink has been reset.
7		The Protocol Layer informs the PHY Layer that the Hard Reset is complete.
		The PHY Layer enables the PHY Layer communications channel for transmission and reception.
		When <i>vSafe5V</i> is detected on V _{BUS} the Policy Engine directs the Sink to start Sinking power.
8	The Sink stops sinking power.	
	When there is no voltage detected on V _{BUS} the Policy Engine requests the Source to go to <i>vSafe5V</i> output.	
	When the Source reaches <i>vSafe5V</i> the Policy Engine informs the Protocol Layer that the power supply has been reset.	

Step	Provider/Consumer (InitiallySink Port)	Consumer/Provider (InitiallySource Port)
9	The Protocol Layer informs the PHY Layer that the Hard Reset is complete. The PHY Layer enables the PHY Layer communications channel for transmission and reception.	
	The reset is complete and protocol communication	on can restart.
10	Policy Engine directs the Protocol Layer to send a <i>Source Capabilities</i> message that represents the power supply's present capabilities.	
11	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
12	Physical Layer appends CRC and sends the Source Capabilities message.	Physical Layer receives the <i>Source Capabilities</i> message and checks the CRC to verify the message.
13		Physical Layer removes the CRC and forwards the <i>Source Capabilities</i> message to the Protocol Layer.
14		Protocol Layer stores the <i>MessageID</i> of the incoming message. The Protocol Layer forwards the received <i>Source Capabilities</i> message information to the Policy Engine that consumes it. The Policy Engine stops the <i>NoResponseTimer</i> .
15		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
16	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
17	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
18	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Source Capabilities</i> message was successfully sent. Policy Engine stops the <i>NoResponseTimer</i> and starts the <i>SenderResponseTimer</i> .	
	USB Power Delivery communication is re-establis	shed.

8.3.2.7.1.4 Type-A/B Sink Initiated Hard Reset (Power Role Swapped)

This is an example of a Hard Reset operation when initiated by a Type-A or Type-B Dual-Role device which is currently Power Role Swapped and initially acting as a Sink at the start of this message sequence. In this example both Dual-Role devices return to their original roles after the Hard Reset. Figure 8-14 shows the messages as they flow across the bus and within the devices to accomplish the Hard Reset.

Provider/Consumer (initially Sink Port) Consumer/Provider (Initially Source Port) · PHY : PHY : Policy Engine : Policy Engine : Protocol : Protocol Port Power Role = Source Port Power Role = Sink 1: Send Hard Reset Reset MessageIDCounter, stored Start NoResponseTimer copy of MessageID and Tell Power Sink to stop RetryCounter sinking current Port Power Role -> Source 2: Send Hard Reset 3: Hard Reset 4: Hard Reset received Channel disabled Reset MessageIDCounter, stored Channel disabled copy of MessageID and RetryCounter Port Power Role -> Sink Power Sink stops sinking 5: Hard Reset received Start NoResponseTimer Tell Power Supply to stop sourcing power Power Supply stops sourcing power Reverts to Sink operation No voltage detected on VBUS 6: Power Sink Reset Set Power Supply to 5V output 7: Hard Reset Complete Power Supply reaches 5V Channel enabled output 5V detected on VBUS 8: Power Supply Reset Tell Power Supply to start sinking power 9: Hard Reset Complete Channel enabled **Hard Reset Complete** 10: Send Capabilities 11: Capabilities 12: Capabilities + CRC 13: Capabilities Start CRCReceiveTimer Store copy of MessageID 14: Capabilities received 15: GoodCRC 16: GoodCRC + CRC Stop NoResponseTimer Evaluate Capabilities 17: GoodCRC Check and increment MessageIDCounter Stop CRCReceiveTimer 18: Capabilities sent Stop NoResponseTimer Start SenderResponseTimer

Figure 8-14 Type-A or Type-B Sink Initiated Hard Reset (Power Role Swapped)

Table 8-13 Steps for Type-A or Type-B Sink initiated Hard Reset (Power Role Swapped)

Step	Provider/Consumer (InitiallySink Port)	Consumer/Provider (InitiallySource Port)
1	Port Power Role starts as Sink. The Policy Engine directs the Protocol Layer to generate Hard Reset signaling.	Port Power Role starts as Source.
	The Policy Engine starts the <i>NoResponseTimer</i> and directs the Sink to stop sinking power.	
2	Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> .	
	Port Power Role reverts to Source.	
	Protocol Layer requests the Physical Layer send <i>Hard Reset</i> signaling.	
3	Physical Layer sends the <i>Hard Reset</i> signaling and then disables the PHY Layer communications channel for transmission and reception.	Physical Layer receives the <i>Hard Reset</i> signaling and disables the PHY Layer communications channel for transmission and reception.
4		Physical Layer informs the Protocol Layer of the Hard Reset.
		Protocol Layer resets <i>MessageIDCounter</i> , stored copy of <i>MessageID</i> and <i>RetryCounter</i> .
		Port Power Role reverts to Sink.
5		The Protocol Layer Informs the Policy Engine of the Hard Reset.
		The Policy Engine starts the <i>NoResponseTimer</i> and directs the Source to stop sourcing power.
6		The power supply stops sourcing power on V_{BUS} and reverts to Sink operation.
		The Policy Engine informs the Protocol Layer that the Sink has been reset.
7		The Protocol Layer informs the PHY Layer that the Hard Reset is complete.
		The PHY Layer enables the PHY Layer communications channel for transmission and reception.
8	The Sink stops sinking power.	When <i>vSafe5V</i> is detected on V _{BUS} the Policy
	When there is no voltage detected on V _{BUS} the Policy Engine requests the Source to go to <i>vSafe5V</i> output.	Engine directs the Sink to start Sinking power.
	When the Source reaches <i>vSafe5V</i> the Policy Engine informs the Protocol Layer that the power supply has been reset.	
9	The Protocol Layer informs the PHY Layer that the Hard Reset is complete.	
_	The PHY Layer enables the PHY Layer communications channel for transmission and reception.	

Step	Provider/Consumer (InitiallySink Port)	Consumer/Provider (InitiallySource Port)
	The reset is complete and protocol communication can restart.	
10	Policy Engine directs the Protocol Layer to send a <i>Source Capabilities</i> message that represents the power supply's present capabilities.	
11	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
12	Physical Layer appends CRC and sends the <i>Source Capabilities</i> message.	Physical Layer receives the <i>Source Capabilities</i> message and checks the CRC to verify the message.
13		Physical Layer removes the CRC and forwards the <i>Source Capabilities</i> message to the Protocol Layer.
14		Protocol Layer stores the <i>MessageID</i> of the incoming message. The Protocol Layer forwards the received <i>Source Capabilities</i> message information to the Policy Engine that consumes it. The Policy Engine stops the <i>NoResponseTimer</i> .
15		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
16	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
17	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
18	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Source Capabilities</i> message was successfully sent. Policy Engine stops the <i>NoResponseTimer</i> and starts the <i>SenderResponseTimer</i> .	
	USB Power Delivery communication is re-establi	shed.

8.3.2.8 Type-C specific Message Sequence Diagrams

8.3.2.8.1 Type-C Power Role Swap

8.3.2.8.1.1 Type-C Source Initiated Power Role Swap without subsequent Power Negotiation

This is an example of a successful Power Role Swap operation initiated by a *[USBType-C1.0]* Port which initially, at the start of this message sequence, is acting as a Source and therefore has R_p pulled up on its CC wire. It does not include any subsequent Power Negotiation which is required in order to establish an Explicit Contract (see previous section for the details of a Power Negotiation).

There are four distinct phases to the Power Role Swap negotiation:

- 1. A *PR_Swap* message is sent.
- 2. An *Accept* message in response to the *PR_Swap* message.

- 3. The original Source sets its power output to vSafe0V, then asserts R_d and sends a PS_RDY message when this process is complete.
- 4. The new Source asserts R_p, then sets its power output to *vSafe5V* and sends a *PS_RDY* message when it is ready to supply power.

Figure 8-15 shows the messages as they flow across the bus and within the devices to accomplish the Power Role Swap sequence.




Figure 8-15 Type-C Successful Power Role Swap Sequence Initiated by the Source

Table 8-10 below provides a detailed explanation of what happens at each labeled step in Figure 8-15 above.

Table 8-14 Steps for a Successful Type-C Source Initiated Power Role Swap Sequence

Step	Type-C Port (initially Source Port)	Type-C Port (initially Sink Port)
1	The <i>[USBType-C1.0]</i> Port has <i>Port Power Role</i> set to Source and the R _p pull up on its CC wire. Policy Engine directs the Protocol Layer to send a <i>PR_Swap</i> message.	The <code>[USBType-C1.0]</code> Port has <code>Port Power Role</code> set to Sink with the R_d pull down on its CC wire.
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the PR_Swap message.	Physical Layer receives the <i>PR_Swap</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>PR_Swap</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>PR_Swap</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>PR_Swap</i> message sent by the Source and decides that it is able and willing to do the Power Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the <i>Accept</i> message.	Physical Layer appends a CRC and sends the <i>Accept</i> message.

Step	Type-C Port (initially Source Port)	Type-C Port (initially Sink Port)
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>PR_Swap</i> message information to the Policy Engine that consumes it.	
14	The Policy Engine requests its power supply to stop supplying power and stops the <i>SenderResponseTimer</i> .	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine starts the <i>PSSourceOffTimer</i> and tells the power supply to stop sinking current.
19	The Policy Engine determines its power supply is no longer supplying V_{BUS} . The Policy Engine requests the Device Policy Manager to assert the R_d pull down on the CC wire. The Policy Engine then directs the Protocol Layer to generate a PS_RDY message, with the $Port$ $Power\ Role$ bit in the header set to "Sink", to tell its Port Partner that it can begin to Source V_{BUS} .	
20	Protocol Layer sets the <i>Port Power Role</i> bit in the header set to "Sink", creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
21	Physical Layer appends CRC and sends the PS_RDY message.	Physical Layer receives the <i>PS_RDY</i> message and checks the CRC to verify the message.
22		Physical Layer removes the CRC and forwards the <i>PS_RDY</i> message to the Protocol Layer.

Step	Type-C Port (initially Source Port)	Type-C Port (initially Sink Port)
23		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received PS_RDY message information to the Policy Engine that consumes it. The Policy Engine stops the PSSourceOffTimer , directs the Device Policy Manager to apply the R _p pull up and then starts switching the power supply to vSafe5V Source operation.
24		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
25	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
26	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
27	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. Policy Engine starts <i>PSSourceOnTimer</i> .	
28		Policy Engine, when its power supply is ready to supply power, tells the Protocol Layer to form a <i>PS_RDY</i> message. The <i>Port Power Role</i> bit used in this and subsequent message headers is now set to "Source".
29		Protocol Layer creates the PS_RDY message and passes to Physical Layer. Starts CRCReceiveTimer .
30	Physical Layer receives the <i>PS_RDY</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the PS_RDY message.
31	Physical Layer removes the CRC and forwards the PS_RDY message to the Protocol Layer.	
32	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received PS_RDY message information to the Policy Engine that consumes it.	
33	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	

Step	Type-C Port (initially Source Port)	Type-C Port (initially Sink Port)
34	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message The Policy Engine stops the <i>PSSourceOnTimer</i> , informs the power supply it can now Sink power and resets the Protocol Layer.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
35		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
36		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. The Policy Engine resets the <i>CapsCounter</i> , resets the Protocol Layer and starts the <i>SwapSourceStartTimer</i> which must timeout before sending any <i>Source Capabilities</i> messages.
	The Power Role Swap is complete, the roles have negotiate for more power.	been reversed and the Port Partners are free to

8.3.2.8.1.2 Type-C Sink Initiated Power Role Swap without subsequent Power Negotiation

This is an example of a successful Power Role Swap operation initiated by a *[USBType-C1.0]* Port which initially, at the start of this message sequence, is acting as a Sink and therefore has R_d pulled down its CC wire. It does not include any subsequent Power Negotiation which is required in order to establish an Explicit Contract (see Section 8.3.2.3).

There are four distinct phases to the Power Role Swap negotiation:

- 5) A *PR_Swap* message is sent.
- 6) An *Accept* message in response to the *PR_Swap* message.
- 7) The original Source sets its power output to *vSafe0V*, then asserts R_d and sends a *PS_RDY* message when this process is complete.
- 8) The new Source asserts R_p, then sets its power output to *vSafe5V* and sends a *PS_RDY* message when it is ready to supply power.

Figure 8-16 shows the messages as they flow across the bus and within the devices to accomplish the Power Role Swap.




Figure 8-16 Type-C Successful Power Role Swap Sequence Initiated by the Type-C Sink

Table 8-15 Steps for a Successful Type-C Sink Initiated Power Role Swap Sequence

Step	Type-C Port (initially Sink Port)	Type-C Port (initially Source Port)
1	The [USBType-C1.0] Port has Port Power Role set to Sink with the R _d pull down on its CC wire. Policy Engine directs the Protocol Layer to send	The [USBType-C1.0] Port has Port Power Role set to Source and the R_p pull up on its CC wire.
	a <i>PR_Swap</i> message.	
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>PR_Swap</i> message.	Physical Layer receives the <i>PR_Swap</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>PR_Swap</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received PR_Swap message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>PR_Swap</i> message sent by the Sink and decides that it is able and willing to do the Power Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the message and compares the CRC it calculated with the one sent to verify the <i>Accept</i> message.	Physical Layer appends a CRC and sends the <i>Accept</i> message.

Step	Type-C Port (initially Sink Port)	Type-C Port (initially Source Port)
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>PR_Swap</i> message information to the Policy Engine that consumes it.	
14	The Policy Engine stops the SenderResponseTimer, starts the PSSourceOffTimer and tells the power supply to stop sinking current.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine tells the power supply to stop supplying power.
19		The Policy Engine determines its power supply is no longer supplying V_{BUS} . The Policy Engine requests the Device Policy Manager to assert the R_d pull down on the CC wire. The Policy Engine then directs the Protocol Layer to generate a PS_RDY message, with the $Port\ Power\ Role$ bit in the header set to "Sink", to tell its Port Partner that it can begin to Source V_{BUS} .
20		Protocol Layer sets the <i>Port Power Role</i> bit in the header set to "Sink", creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
21	Physical Layer receives the <i>PS_RDY</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the PS_RDY message.
22	Physical Layer removes the CRC and forwards the <i>PS_RDY</i> message to the Protocol Layer.	

Step	Type-C Port (initially Sink Port)	Type-C Port (initially Source Port)
23	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>PS_RDY</i> message information to the Policy Engine that consumes it. The Policy Engine stops the <i>PSSourceOffTimer</i> , directs the Device Policy Manager to apply the R _p pull up and then starts switching the power supply to <i>vSafe5V</i> Source operation.	
24	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
25	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.
26		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
27		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. Policy Engine starts <i>PSSourceOnTimer</i> .
28	Policy Engine, when its power supply is ready to supply power, tells the Protocol Layer to form a <i>PS_RDY</i> message. The <i>Port Power Role</i> bit used in this and subsequent message headers is now set to "Source".	
29	Protocol Layer creates the <i>PS_RDY</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
30	Physical Layer appends a CRC and sends the PS_RDY message.	Physical Layer receives the <i>PS_RDY</i> message and compares the CRC it calculated with the one sent to verify the message.
31		Physical Layer removes the CRC and forwards the PS_RDY message to the Protocol Layer.
32		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received PS_RDY message information to the Policy Engine that consumes it. The Policy Engine stops the PSSourceOnTimer , informs the power supply that it can start consuming power.
33		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.

Step	Type-C Port (initially Sink Port)	Type-C Port (initially Source Port)
34	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message. The Policy Engine stops the <i>PSSourceOnTimer</i> , informs the power supply it can now Sink power and resets the Protocol Layer.
35	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> to the Protocol Layer.	
36	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent. The Policy Engine resets the <i>CapsCounter</i> , resets the Protocol Layer and starts the <i>SwapSourceStartTimer</i> which must timeout before sending any <i>Source Capabilities</i> messages.	
	The Power Role Swap is complete, the roles have negotiate for more power.	been reversed and the Port Partners are free to

8.3.2.8.2 Type-C Data Role Swap

8.3.2.8.2.1 Type-C Data Role Swap, Initiated by UFP Operating as Sink

This is an example of message sequence between a Port Pair both utilizing the Type-C connector.

Figure 8-17 shows an example sequence between a **[USBType-C1.0]** DRP, which is initially a UFP (Device) and a Sink (R_d asserted), and a **[USBType-C1.0]** DRP which is initially a DFP (Host) and a Source (R_p asserted). A Data Role Swap is initiated by the UFP. During the process the Port Partners maintain their operation as either a Source or a Sink (power and R_p/R_d remain constant) but exchange data roles between DFP (Host) and UFP (Device).




Figure 8-17 Type-C Data Role Swap, UFP operating as Sink initiates

Table 8-10 below provides a detailed explanation of what happens at each labeled step in Figure 8-17 above.

Table 8-16 Steps for Type-C Data Role Swap, UFP operating as Sink initiates

Step	Type-C DRP (initially UFP Sink Port)	Type-C DRP (initially DFP Source Port)
1	Port starts as a UFP (Device) operating as a Sink with R _d asserted and <i>Port Data Role</i> set to UFP. The Policy Engine directs the Protocol Layer to send a <i>DR_Swap</i> message.	Port starts as a DFP (Host) operating as Source with R_{p} asserted and Port Data Role set to DFP.
2	Protocol Layer creates the <i>DR_Swap</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>DR_Swap</i> message.	Physical Layer receives the <i>DR_Swap</i> message and checks the CRC to verify the message.

Step	Type-C DRP (initially UFP Sink Port)	Type-C DRP (initially DFP Source Port)
4		Physical Layer removes the CRC and forwards the DR_Swap message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received DR_Swap message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>DR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>DR_Swap</i> message and decides that it is able and willing to do the Data Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the <i>Accept</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Accept</i> message and checks the CRC to verify the message.	Physical Layer appends a CRC and sends the <i>Accept</i> message.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received	
	Accept message information to the Policy Engine that consumes it.	
14	The Policy Engine stops the SenderResponseTimer , requests that Data Role is changed from UFP (Device) to DFP (Host).	
	The Power Delivery role is now a DFP (Host), with <i>Port Data Role</i> set to DFP, still operating as a Sink (R _d asserted).	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	

Step	Type-C DRP (initially UFP Sink Port)	Type-C DRP (initially DFP Source Port)
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine requests that the Data Role is changed to UFP (Device), with <i>Port Data Role</i> set to UFP and continues supplying power as a Source (R _p asserted).
	The Data Role Swap is complete, the data roles have been reversed while maintaining the direction of power flow.	

8.3.2.8.2.2 Type-C Data Role Swap, Initiated by UFP Operating as Source

This is an example of message sequence between a Port Pair both utilizing the Type-C connector.

Figure 8-18 shows an example sequence between a [USBType-C1.0] DRP, which is initially a UFP (Device) and a Source (R_p asserted), and a [USBType-C1.0] DRP which is initially a DFP (Host) and a Sink (R_d asserted). A Data Role Swap is initiated by the UFP. During the process the Port Partners maintain their operation as either a Source or a Sink (power and R_p/R_d remain constant) but exchange data roles between DFP (Host) and UFP (Device).




Figure 8-18 Type-C Data Role Swap, UFP operating as Source initiates

Table 8-17 below provides a detailed explanation of what happens at each labeled step in Figure 8-18 above.

Table 8-17 Steps for Type-C Data Role Swap, UFP operating as Source initiates

Step	Type-C DRP (initially UFP Source Port)	Type-C DRP (initially DFP Sink Port)
1	Port starts as a UFP (Device) operating as Source with R _p asserted and <i>Port Data Role</i> set to UFP. The Policy Engine directs the Protocol Layer to send a <i>DR_Swap</i> message.	Port starts as a DFP (Host) operating as a Sink with R_d asserted and $\mbox{\it Port Data Role}$ set to DFP.
2	Protocol Layer creates the <i>DR_Swap</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the DR_Swap message.	Physical Layer receives the <i>DR_Swap</i> message and checks the CRC to verify the message.

Step	Type-C DRP (initially UFP Source Port)	Type-C DRP (initially DFP Sink Port)
4		Physical Layer removes the CRC and forwards the <i>DR_Swap</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received DR_Swap message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>DR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>DR_Swap</i> message and decides that it is able and willing to do the Data Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the <i>Accept</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Accept</i> message and checks the CRC to verify the message.	Physical Layer appends a CRC and sends the <i>Accept</i> message.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Accept</i> message information to the Policy Engine that consumes it.	
14	The Policy Engine stops the SenderResponseTimer , requests that Data Role is changed from UFP (Device) to DFP (Host).	
	The Power Delivery role is now a DFP (Host), and Port Data Role set to DFP, and continues supplying power as a Source (R_p asserted).	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	

Step	Type-C DRP (initially UFP Source Port)	Type-C DRP (initially DFP Sink Port)
16	Physical Layer appends a CRC and sends the GoodCRC message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine requests that the Data Role is changed to UFP (Device), with <i>Port Data Role</i> set to UFP and still operating as a Sink (R _p asserted).
	The Data Role Swap is complete, the data roles have been reversed while maintaining the direction of power flow.	

8.3.2.8.2.3 Type-C Data Role Swap, Initiated by DFP Operating as Source

This is an example of message sequence between a Port Pair both utilizing the Type-C connector.

Figure 8-19 shows an example sequence between a **[USBType-C1.0]** DRP, which is initially a UFP (Device) and a Sink (R_d asserted), and a **[USBType-C1.0]** DRP which is initially a DFP and a Source (R_p asserted). A Data Role Swap is initiated by the DFP. During the process the Port Partners maintain their operation as either a Source or a Sink (power and R_p/R_d remain constant) but exchange data roles between DFP (Host) and UFP (Device).




Figure 8-19 Type-C Data Role Swap, DFP operating as Source initiates

Table 8-18 below provides a detailed explanation of what happens at each labeled step in Figure 8-19 above.

Table 8-18 Steps for Type-C Data Role Swap, DFP operating as Source initiates

Step	Type-C DRP (initially UFP Sink Port)	Type-C DRP (initially DFP Source Port)
1	Port starts as a UFP (Device) operating as a Sink with R_d asserted and $\mbox{\it Port Data Role}$ set to UFP.	Port starts as a DFP (Host) operating as Source with R _p asserted and <i>Port Data Role</i> set to DFP. The Policy Engine directs the Protocol Layer to send a <i>DR_Swap</i> message.
2		Protocol Layer creates the <i>DR_Swap</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
3	Physical Layer receives the <i>DR_Swap</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the DR_Swap message.

Step	Type-C DRP (initially UFP Sink Port)	Type-C DRP (initially DFP Source Port)
4	Physical Layer removes the CRC and forwards the <i>DR_Swap</i> message to the Protocol Layer.	
5	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received DR_Swap message information to the Policy Engine that consumes it.	
6	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
7	Physical Layer appends CRC and sends the GoodCRC message.	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.
8		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
9		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>DR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .
10	Policy Engine evaluates the <i>DR_Swap</i> message and decides that it is able and willing to do the Data Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.	
11	Protocol Layer creates the <i>Accept</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
12	Physical Layer appends a CRC and sends the <i>Accept</i> message.	Physical Layer receives the <i>Accept</i> message and checks the CRC to verify the message.
13		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>Accept</i> message information to the Policy Engine that consumes it.
14		The Policy Engine stops the SenderResponseTimer , requests that Data Role is changed from DFP (Host) to UFP (Device).
		The Power Delivery role is now a UFP (Device), with Port Data Role set to UFP, and continues supplying power as a Source (R _p asserted).
15		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.

Step	Type-C DRP (initially UFP Sink Port)	Type-C DRP (initially DFP Source Port)
16	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the GoodCRC message.
17	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
18	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine requests that the Data Role is changed to DFP (Host), with <i>Port Data Role</i> set to DFP, still operating as a Sink (R _d asserted).	
	The Data Role Swap is complete, the data roles had of power flow.	we been reversed while maintaining the direction

8.3.2.8.2.4 Type-C Data Role Swap, Initiated by DFP Operating as Sink

This is an example of message sequence between a Port Pair both utilizing the Type-C connector.

Figure 8-20 shows an example sequence between a **[USBType-C1.0]** DRP, which is initially a UFP (Device) and a Source (R_p asserted), and a **[USBType-C1.0]** DRP which is initially a DFP (Host) and a Sink (R_d asserted). A Data Role Swap is initiated by the DFP. During the process the Port Partners maintain their operation as either a Source or a Sink (power and R_p/R_d remain constant) but exchange data roles between DFP (Host) and UFP (Device).




Figure 8-20 Type-C Data Role Swap, DFP operating as Sink initiates

Table 8-19 below provides a detailed explanation of what happens at each labeled step in Figure 8-20 above.

Table 8-19 Steps for Type-C Data Role Swap, DFP operating as Sink initiates

Step	Type-C DRP (initially UFP Source Port)	Type-C DRP (initially DFP Sink Port)
1	Port starts as a UFP (Device) operating as Source with R_p asserted and $\mbox{\it Port Data Role}$ set to UFP.	Port starts as a DFP (Host) operating as a Sink with R_d asserted and Port Data Role set to DFP. The Policy Engine directs the Protocol Layer to send a DR_Swap message.
2		Protocol Layer creates the <i>DR_Swap</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
3	Physical Layer receives the <i>DR_Swap</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the DR_Swap message.

Step	Type-C DRP (initially UFP Source Port)	Type-C DRP (initially DFP Sink Port)
4	Physical Layer removes the CRC and forwards the <i>DR_Swap</i> message to the Protocol Layer.	
5	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received DR_Swap message information to the Policy Engine that consumes it.	
6	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
7	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.
8		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
9		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>DR_Swap</i> message was successfully sent. Policy Engine starts <i>SenderResponseTimer</i> .
10	Policy Engine evaluates the <i>DR_Swap</i> message and decides that it is able and willing to do the Data Role Swap. It tells the Protocol Layer to form an <i>Accept</i> message.	
11	Protocol Layer creates the <i>Accept</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
12	Physical Layer appends a CRC and sends the <i>Accept</i> message.	Physical Layer receives the <i>Accept</i> message and checks the CRC to verify the message.
13		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>Accept</i> message information to the Policy Engine that consumes it.
14		The Policy Engine stops the SenderResponseTimer, requests that Data Role is changed from DFP (Host) to UFP (Device).
		The Power Delivery role is now a UFP (Device), with $\mbox{\it Port Data Role}$ set to UFP, still operating as a Sink (R _d asserted).
15		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.

Step	Type-C DRP (initially UFP Source Port)	Type-C DRP (initially DFP Sink Port)
16	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.
17	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
18	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine requests that the Data Role is changed to DFP (Host), with <i>Port Data Role</i> set to DFP, and continues supplying power as a Source (R _p asserted).	
	The Data Role Swap is complete, the data roles have power flow.	been reversed while maintaining the direction of

8.3.2.8.3 Type-C Vconn

8.3.2.8.3.1 Type-C DFP to UFP Vconn Source Swap

This is an example of message sequence between a Port Pair both utilizing the Type-C connector.

Figure 8-21 shows an example sequence between a Type-C DFP and UFP, where the DFP is initially supplying VCONN and then tells the UFP to supply VCONN. During the process the Port Partners, keep their role as DFP or UFP, maintain their operation as either a Source or a Sink (power remains constant) but exchange the VCONN Source from the DFP to the UFP.




Figure 8-21 Type-C DFP to UFP VCONN Source Swap

Table 8-20 below provides a detailed explanation of what happens at each labeled step in Figure 8-21 above.

Table 8-20 Steps for Type-C DFP to UFP VCONN Source Swap

Step	DFP (initially Vconn Source)	UFP (Initially VCONN off)
1	The DFP starts as the VCONN Source. The Policy Engine directs the Protocol Layer to send a <i>VCONN_Swap</i> message.	The UFP starts with VCONN off.

Step	DFP (initially Vconn Source)	UFP (Initially Vconn off)
2	Protocol Layer creates the <i>VCONN_Swap</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>VCONN_Swap</i> message.	Physical Layer receives the <i>VCONN_Swap</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>VCONN_Swap</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>VCONN_Swap</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>VCONN_Swap</i> message was successfully sent.	
	Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>VCONN_Swap</i> message sent by the DFP and decides that it is able and willing to do the VCONN Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Accept</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>Accept</i> message.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Accept</i> message information to the Policy Engine that consumes it.	
14	The Policy Engine stops the SenderResponseTimer and starts the VCONNOnTimer.	

Step	DFP (initially Vconn Source)	UFP (Initially Vconn off)
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine asks the Device Policy Manager to turn on VCONN.
19		The Device Policy Manager informs the Policy Engine that its power supply is supplying VCONN. The Policy Engine directs the Protocol Layer to generate a <i>PS_RDY</i> message to tell the DFP it can turn off VCONN.
20		Protocol Layer creates the <i>PS_RDY</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
21	Physical Layer receives the <i>PS_RDY</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the PS_RDY message.
22	Physical Layer removes the CRC and forwards the <i>PS_RDY</i> message to the Protocol Layer.	
23	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>PS_RDY</i> message information to the Policy Engine that consumes it.	
24	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
25	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message The Policy Engine stops the <i>VCONNOnTimer</i> , and tells the power supply to stop sourcing VCONN.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
26		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
27	VCONN is off.	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent.

Step	DFP (initially Vconn Source)	UFP (Initially Vconn off)
	The UFP is now the VCONN Source and the DFP has	s Vconn turned off.

8.3.2.8.3.2 Type-C UFP to DFP Vconn Source Swap

This is an example of message sequence between a Port Pair both utilizing the Type-C connector.

Figure 8-22 shows an example sequence between a Type-C DFP and UFP, where the UFP is initially supplying VCONN and then the DFP tells the UFP that it will become the VCONN Source. During the process the Port Partners, keep their role as DFP or UFP, maintain their operation as either a Source or a Sink (power remains constant) but exchange the VCONN Source from the UFP to the DFP.




Figure 8-22 Type-C UFP to DFP Vconn Source Swap

Table 8-21 below provides a detailed explanation of what happens at each labeled step in Figure 8-22 above.

Table 8-21 Steps for Type-C UFP to DFP VCONN Source Swap

Step	DFP	UFP
1	The DFP starts with VCONN off. The Policy Engine directs the Protocol Layer to send a <i>VCONN_Swap</i> message.	The UFP starts as the VCONN Source.

Step	DFP	UFP
2	Protocol Layer creates the <i>VCONN_Swap</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>VCONN_Swap</i> message.	Physical Layer receives the <i>VCONN_Swap</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>VCONN_Swap</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>VCONN_Swap</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>VCONN_Swap</i> message was successfully sent.	
	Policy Engine starts <i>SenderResponseTimer</i> .	
10		Policy Engine evaluates the <i>VCONN_Swap</i> message sent by the DFP and decides that it is able and willing to do the VCONN Swap. It tells the Protocol Layer to form an <i>Accept</i> message.
11		Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Accept</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Accept message.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Accept</i> message information to the Policy Engine that consumes it.	
14	The Policy Engine stops the SenderResponseTimer. The Policy Engine tells the Device Policy Manger to turn on VCONN.	

Step	DFP	UFP
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent. The Policy Engine tells the power supply to turn on VCONN.
19	The Device Policy Manager tells the Policy Engine that its power supply is supplying VCONN. The Policy Engine directs the Protocol Layer to generate a <i>PS_RDY</i> message to tell the UFP it can turn off VCONN.	
20	Protocol Layer creates the <i>PS_RDY</i> message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
21	Physical Layer appends a CRC and sends the PS_RDY message.	Physical Layer receives the PS_RDY message and compares the CRC it calculated with the one sent to verify the message.
22		Physical Layer removes the CRC and forwards the PS_RDY message to the Protocol Layer.
23		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received PS_RDY message information to the Policy Engine that consumes it.
24		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
25	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message The Policy Engine stops the <i>VCONNOnTimer</i> , and tells the power supply to stop sourcing VCONN.
26	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
27	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>PS_RDY</i> message was successfully sent.	VCONN is off.

Step	DFP	UFP
	The DFP is now the VCONN Source and the UFP has	s Vconn turned off.

8.3.2.9 **Structured VDM**

8.3.2.9.1 DFP to UFP Discover Identity

This is an example of message sequence between a Port Pair both utilizing the Type-C connector.

Figure 8-23 shows an example sequence between a Type-C DFP and UFP, where both Port Partners are in an Explicit Contract and the DFP attempts to discover identity information from the UFP.




Figure 8-23 DFP to UFP Discover Identity

Table 8-22 below provides a detailed explanation of what happens at each labeled step in Figure 8-23 above.

Table 8-22 Steps for DFP to UFP Discover Identity

Step	DFP	UFP
1	The DFP has an Explicit Contract. The Policy Engine directs the Protocol Layer to send a <i>Discover Identity</i> Command request.	The UFP has an Explicit Contract.
2	Protocol Layer creates the <i>Discover Identity</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the Discover Identity Command request.	Physical Layer receives the <i>Discover Identity</i> Command request and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Discover Identity</i> Command request to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received Discover Identity Command request information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Identity</i> Command request was successfully sent. Policy Engine starts the <i>VDMResponseTimer</i> .	
10		Policy Engine requests the identity information from the Device Policy Manager. The Policy Engine tells the Protocol Layer to form a Discover Identity Command ACK response.
11		Protocol Layer creates the <i>Discover Identity</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Discover Identity</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Discover Identity Command ACK response.

Step	DFP	UFP
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received Discover Identity Command ACK response information to the Policy Engine that consumes it.	
14	The Policy Engine stops the <i>VDMResponseTimer</i> and passed the Indentity information to the Device Policy Manager for evaluation.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Identity</i> Command ACK response was successfully sent.

8.3.2.9.2 Source Port to Cable Plug Discover Identity

This is an example of message sequence between a Source and a Cable Plug both utilizing the Type-C connector.

Figure 8-24 shows an example sequence between a Type-C Source and a Cable Plug, where the Source attempts to discover identity information from the Cable Plug prior to establishing an Explicit Contract with its Port Partner.




Figure 8-24 Source Port to Cable Plug Discover Identity

Table 8-23 below provides a detailed explanation of what happens at each labeled step in Figure 8-24 above.

Table 8-23 Steps for Source Port to Cable Plug Discover Identity

Step	Source Port	Cable Plug
1	The Source has no Contract or an Implicit Contract with its Port Partner. The Policy Engine directs the Protocol Layer to send a Discover Identity Command request.	
2	Protocol Layer creates the <i>Discover Identity</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the Discover Identity Command request.	Physical Layer receives the <i>Discover Identity</i> Command request and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Discover Identity</i> Command request to the Protocol Layer.

Step	Source Port	Cable Plug
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>Discover Identity</i> Command request
		information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Identity</i> Command request was successfully sent. Policy Engine starts the <i>VDMResponseTimer</i> .	
10		Policy Engine requests the identity information from the Device Policy Manager. The Policy Engine tells the Protocol Layer to form a <i>Discover Identity</i> Command ACK response.
11		Protocol Layer creates the <i>Discover Identity</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Discover Identity</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Discover Identity Command ACK response.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received Discover Identity Command ACK response information to the Policy Engine that consumes it.	
14	The Policy Engine stops the <i>VDMResponseTimer</i> and passes the identity information to the Device Policy Manager for evaluation.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	

Step	Source Port	Cable Plug
16	Physical Layer appends a CRC and sends the GoodCRC message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18	The Source uses the Cable Plug information as input to its offered capabilities.	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent.

8.3.2.9.3 DFP to Cable Plug Discover Identity

This is an example of message sequence between a DFP and a Cable Plug both utilizing the Type-C connector.

Figure 8-25 shows an example sequence between a Type-C DFP and a Cable Plug, where the DFP attempts to discover identity information from the Cable Plug.




Figure 8-25 DFP to Cable Plug Discover Identity

Table 8-24 below provides a detailed explanation of what happens at each labeled step in Figure 8-25 above.

Table 8-24 Steps for DFP to Cable Plug Discover Identity

Step	DFP	Cable Plug
1	The DFP has an Explicit Contract with its Port Partner. The Policy Engine directs the Protocol Layer to send a <i>Discover Identity</i> Command request.	
2	Protocol Layer creates the <i>Discover Identity</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the Discover Identity Command request.	Physical Layer receives the <i>Discover Identity</i> Command request and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Discover Identity</i> Command request to the Protocol Layer.

Step	DFP	Cable Plug
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>Discover Identity</i> Command request information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Identity</i> Command request was successfully sent. Policy Engine starts the <i>VDMResponseTimer</i> .	
10		Policy Engine requests the identity information from the Device Policy Manager. The Policy Engine tells the Protocol Layer to form a Discover Identity Command ACK response.
11		Protocol Layer creates the <i>Discover Identity</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Discover Identity</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Discover Identity Command ACK response.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received Discover Identity Command ACK response information to the Policy Engine that consumes it.	
14	The Policy Engine stops the <i>Discover Identity</i> Command ACK response and passes the identity information to the Device Policy Manager for evaluation.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	

Step	DFP	Cable Plug
16	Physical Layer appends a CRC and sends the GoodCRC message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18	The DFP when acting as a Source uses the Cable Plug information as input to its offered capabilities.	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Accept</i> message was successfully sent.

8.3.2.9.4 DFP to UFP Enter Mode

This is an example of message sequence between a DFP and a UFP both utilizing the Type-C connector.

Figure 8-26 shows an example sequence between a Type-C DFP and a UFP, where the DFP attempts to discover supported SVIDs, then Modes before selecting and entering a Mode.




Figure 8-26 DFP to UFP Enter Mode

Table 8-25 below provides a detailed explanation of what happens at each labeled step in Figure 8-26 above.

Table 8-25 Steps for DFP to UFP Enter Mode

Step	DFP	UFP
1	The DFP has an Explicit Contract. The Device Policy Manager requests the Policy Engine to discover SVID information. The Policy Engine directs the Protocol Layer to send a <i>Discover SVIDs</i> Command request.	The UFP has an Explicit Contract.
2	Protocol Layer creates the <i>Discover SVIDs</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the Discover SVIDs Command request.	Physical Layer receives the <i>Discover SVIDs</i> Command request and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Discover SVIDs</i> Command request to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received Discover SVIDs Command request information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover SVIDs</i> Command request was successfully sent. Policy Engine starts the <i>VDMResponseTimer</i> .	
10		Policy Engine requests the SVID information from the Device Policy Manager. The Policy Engine tells the Protocol Layer to form a Discover SVIDs Command ACK response.
11		Protocol Layer creates the <i>Discover SVIDs</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Discover SVIDs</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Discover SVIDs Command ACK response.

Step	DFP	UFP
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>Discover SVIDs</i> Command ACK response	
	information to the Policy Engine that consumes it.	
14	The Policy Engine stops the <i>VDMResponseTimer</i> and passes the SVIDs information to the Device Policy Manager for evaluation.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover SVIDs</i> Command ACK response was successfully sent.
19	The Device Policy Manager requests the Policy Engine to discover Mode information for a given SVID. The Policy Engine directs the Protocol Layer to send a <i>Discover Modes</i> Command request.	
20	Protocol Layer creates the <i>Discover Modes</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
21	Physical Layer appends CRC and sends the Discover Modes Command request.	Physical Layer receives the <i>Discover Modes</i> Command request and checks the CRC to verify the message.
22		Physical Layer removes the CRC and forwards the <i>Discover Modes</i> Command request to the Protocol Layer.
23		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>Discover Modes</i> Command request information to the Policy Engine that consumes it.

Step	DFP	UFP
24		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
25	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
26	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
27	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Modes</i> Command request was successfully sent. Policy Engine starts the <i>VDMResponseTimer</i> .	
28		Policy Engine requests the Mode information from the Device Policy Manager. The Policy Engine tells the Protocol Layer to form a <i>Discover Modes</i> Command ACK response.
29		Protocol Layer creates the <i>Discover Modes</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
30	Physical Layer receives the <i>Discover Modes</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Discover Modes Command ACK response.
31	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Discover Modes</i> Command ACK response information to the Policy Engine that consumes it.	
32	The Policy Engine stops the <i>VDMResponseTimer</i> and passes the Modes information to the Device Policy Manager for evaluation.	
33	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
34	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
35		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.

Step	DFP	UFP
36		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Modes</i> Command ACK response was successfully sent.
37	The DFP goes to USB Safe State. The Device Policy Manager requests the Policy Engine to enter a Mode. The Policy Engine directs the Protocol Layer to send an <i>Enter Mode</i> Command request.	
38	Protocol Layer creates the <i>Enter Mode</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
39	Physical Layer appends CRC and sends the <i>Enter Mode</i> Command request.	Physical Layer receives the <i>Enter Mode</i> Command request and checks the CRC to verify the message.
40		Physical Layer removes the CRC and forwards the <i>Enter Mode</i> Command request to the Protocol Layer.
41		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>Enter Mode</i> Command request information to the Policy Engine that consumes it.
42		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
43	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
44	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
45	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Enter Mode</i> Command request was successfully sent. Policy Engine starts the <i>VDMModeEntryTimer</i> .	
46		Policy Engine requests the Device Policy Manager to enter the new Mode. The Policy Engine tells the Protocol Layer to form an <i>Enter</i> <i>Mode</i> Command ACK response.
47		Protocol Layer creates the <i>Enter Mode</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .

Step	DFP	UFP
48	Physical Layer receives the <i>Enter Mode</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Enter Mode Command ACK response.
49	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Enter Mode</i> Command ACK response information to the Policy Engine that consumes it.	
50	The Policy Engine stops the <i>VDMModeEntryTimer</i> and requests the Device Policy Manager to enter the new Mode.	
51	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
52	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
53		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
54		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Enter Mode</i> Command ACK response was successfully sent.
	DPF and UFP are operating in the new Mode	

8.3.2.9.5 DFP to UFP Exit Mode

This is an example of message sequence between a DFP and a UFP both utilizing the Type-C connector.

Figure 8-27 shows an example sequence between a Type-C DFP and a UFP, where the DFP commands the UFP to exit the only active Mode.




Figure 8-27 DFP to UFP Exit Mode

Table 8-26 below provides a detailed explanation of what happens at each labeled step in Figure 8-27 above.

Table 8-26 Steps for DFP to UFP Exit Mode

Step	DFP	UFP
1	The DFP is in a Mode and then enters USB Safe State. The Policy Engine directs the Protocol Layer to send a <i>Exit Mode</i> Command request.	The UFP is in a Mode.
2	Protocol Layer creates the <i>Exit Mode</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>Exit Mode</i> Command request.	Physical Layer receives the <i>Exit Mode</i> Command request and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Exit Mode</i> Command request to the Protocol Layer.

Step	DFP	UFP
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>Exit Mode</i> Command request information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Exit Mode</i> Command request was successfully sent. Policy Engine starts the <i>VDMModeExitTimer</i> .	
10		Policy Engine requests the Device Policy Manager to enter USB operation. The Policy Engine tells the Protocol Layer to form an <i>Exit Mode</i> Command ACK response.
11		Protocol Layer creates the <i>Exit Mode</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Exit Mode</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>Exit Mode</i> Command ACK response.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Exit Mode</i> Command ACK response information to the Policy Engine that consumes it.	
14	The Policy Engine stops the <i>VDMModeExitTimer</i> and requests the Device Policy Manager to enter USB Operation.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the GoodCRC message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.

Step	DFP	UFP
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Exit Mode</i> Command ACK response was successfully sent.
	Both DFP and UFP a	are in USB Operation

8.3.2.9.6 DFP to Cable Plug Enter Mode

This is an example of message sequence between a DFP and a Cable Plug both utilizing the Type-C connector.

Figure 8-28 shows an example sequence between a Type-C DFP and a Cable Plug, where the DFP attempts to discover supported SVIDs, then Modes before selecting and entering a Mode.




Figure 8-28 DFP to Cable Plug Enter Mode

Table 8-27 below provides a detailed explanation of what happens at each labeled step in Figure 8-28 above.

Table 8-27 Steps for DFP to Cable Plug Enter Mode

Step	DFP	Cable Plug
1	The DFP has an Explicit Contract. The Device Policy Manager requests the Policy Engine to discover SVID information. The Policy Engine directs the Protocol Layer to send a <i>Discover SVIDs</i> Command request.	The UFP has an Explicit Contract.
2	Protocol Layer creates the <i>Discover SVIDs</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the Discover SVIDs Command request.	Physical Layer receives the <i>Discover SVIDs</i> Command request and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Discover SVIDs</i> Command request to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received Discover SVIDs Command request information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover SVIDs</i> Command request was successfully sent. Policy Engine starts the <i>VDMResponseTimer</i> .	
10	, c	Policy Engine requests the SVID information from the Device Policy Manager. The Policy Engine tells the Protocol Layer to form a Discover SVIDs Command ACK response.
11		Protocol Layer creates the <i>Discover SVIDs</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Discover SVIDs</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Discover SVIDs Command ACK response.

Step	DFP	Cable Plug
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>Discover SVIDs</i> Command ACK response information to the Policy Engine that consumes it.	
14	The Policy Engine stops the <i>VDMResponseTimer</i> and passes the SVIDs information to the Device Policy Manager for evaluation.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover SVIDs</i> Command ACK response was successfully sent.
19	The Device Policy Manager requests the Policy Engine to discover Mode information for a given SVID. The Policy Engine directs the Protocol Layer to send a <i>Discover Modes</i> Command request.	
20	Protocol Layer creates the <i>Discover Modes</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
21	Physical Layer appends CRC and sends the Discover Modes Command request.	Physical Layer receives the <i>Discover Modes</i> Command request and checks the CRC to verify the message.
22		Physical Layer removes the CRC and forwards the <i>Discover Modes</i> Command request to the Protocol Layer.
23		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>Discover Modes</i> Command request information to the Policy Engine that consumes it.

Step	DFP	Cable Plug
24		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
25	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
26	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
27	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Modes</i> Command request was successfully sent.	
28	Policy Engine starts the <i>VDMResponseTimer</i> .	Policy Engine requests the Mode information from the Device Policy Manager. The Policy Engine tells the Protocol Layer to form a <i>Discover Modes</i> Command ACK response.
29		Protocol Layer creates the <i>Discover Modes</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
30	Physical Layer receives the <i>Discover Modes</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Discover Modes Command ACK response.
31	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received Discover Modes Command ACK response information to the Policy Engine that consumes it.	
32	The Policy Engine stops the <i>VDMResponseTimer</i> and passes the Modes information to the Device Policy Manager for evaluation.	
33	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
34	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
35		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.

Step	DFP	Cable Plug
36		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Discover Modes</i> Command ACK response was successfully sent.
37	The DFP goes to USB Safe State. The Device Policy Manager requests the Policy Engine to enter a Mode. The Policy Engine directs the Protocol Layer to	
	send an <i>Enter Mode</i> Command request.	
38	Protocol Layer creates the <i>Enter Mode</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
39	Physical Layer appends CRC and sends the Enter Mode Command request.	Physical Layer receives the <i>Enter Mode</i> Command request and checks the CRC to verify the message.
40		Physical Layer removes the CRC and forwards the <i>Enter Mode</i> Command request to the Protocol Layer.
41		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.
		The Protocol Layer forwards the received <i>Enter Mode</i> Command request information to the Policy Engine that consumes it.
42		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
43	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
44	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
45	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Enter Mode</i> Command request was successfully sent. Policy Engine starts the <i>VDMModeEntryTimer</i> .	
46		Policy Engine requests the Device Policy Manager to enter the new Mode. The Policy Engine tells the Protocol Layer to form an <i>Enter Mode</i> Command ACK response.
47		Protocol Layer creates the <i>Enter Mode</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .

Step	DFP	Cable Plug
48	Physical Layer receives the <i>Enter Mode</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the Enter Mode Command ACK response.
49	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Enter Mode</i> Command ACK response information to the Policy Engine that consumes it.	
50	The Policy Engine stops the <i>VDMModeEntryTimer</i> and requests the Device Policy Manager to enter the new Mode.	
51	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
52	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
53		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
54		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Enter Mode</i> Command ACK response was successfully sent.
	DPF and UFP are operating in the new Mode	

8.3.2.9.7 DFP to Cable Plug Exit Mode

This is an example of message sequence between a DFP and a Cable Plug both utilizing the Type-C connector.

Figure 8-29 shows an example sequence between a Type-C DFP and a Cable Plug, where the DFP commands the Cable Plug to exit an active Mode.




Figure 8-29 DFP to Cable Plug Exit Mode

Table 8-28 below provides a detailed explanation of what happens at each labeled step in Figure 8-29 above.

Table 8-28 Steps for DFP to Cable Plug Exit Mode

Step	DFP	Cable Plug
1	The DFP is in a Mode and then enters USB Safe State. The Policy Engine directs the Protocol Layer to send a <i>Exit Mode</i> Command request.	The Cable Plug is in a Mode.
2	Protocol Layer creates the <i>Exit Mode</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>Exit Mode</i> Command request.	Physical Layer receives the <i>Exit Mode</i> Command request and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>Exit Mode</i> Command request to the Protocol Layer.

Step	DFP	Cable Plug
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>Exit Mode</i> Command request information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Exit Mode</i> Command request was successfully sent. Policy Engine starts the <i>VDMModeExitTimer</i> .	
10		Policy Engine requests the Device Policy Manager to enter USB operation. The Policy Engine tells the Protocol Layer to form an <i>Exit Mode</i> Command ACK response.
11		Protocol Layer creates the <i>Exit Mode</i> Command ACK response and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
12	Physical Layer receives the <i>Exit Mode</i> Command ACK response and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>Exit Mode</i> Command ACK response.
13	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>Exit Mode</i> Command ACK response information to the Policy Engine that consumes it.	
14	The Policy Engine stops the VDMModeExitTimer and requests the Device Policy Manager to enter USB Operation.	
15	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
16	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.

Step	DFP	Cable Plug
17		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
18		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Exit Mode</i> Command ACK response was successfully sent.
	Both DFP and Cable Plug are in USB Operation	

8.3.2.9.8 UFP to DFP Attention

This is an example of message sequence between a DFP and a UFP both utilizing the Type-C connector.

Figure 8-30 shows an example sequence between a Type-C DFP and a UFP, where the UFP requests attention from the DFP.




Figure 8-30 UFP to DFP Attention

Table 8-29 below provides a detailed explanation of what happens at each labeled step in Figure 8-30 above.

 Step
 DFP

 1
 The Device Policy Manager requests attention. The Policy Engine tells the Protocol Layer to form an Attention Command request.

 2
 Protocol Layer creates the Attention Command request and passes to Physical Layer. Starts CRCReceiveTimer.

Table 8-29 Steps for UFP to DFP Attention

Step	DFP	UFP
3	Physical Layer receives the <i>Attention</i> Command request and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>Attention</i> Command request.
4	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Attention</i> Command request information to the Policy Engine that consumes it.	
5	The Policy Engine informs the Device Policy Manager	
6	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
7	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.
8		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
9		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Attention</i> Command request was successfully sent.

8.3.2.9.9 Cable Plug to DFP Attention

This is an example of message sequence between a DFP and a Cable Plug both utilizing the Type-C connector.

Figure 8-31 shows an example sequence between a Type-C DFP and a Cable Plug, where the Cable Plug requests attention from the DFP.

DFP Cable Plug : DFP Policy Engine : Protocol : PHY : Protocol : Cable Plug Policy Engine 1: Send Attention 2: Attention 3: Attention + CRC Start CRCReceiveTimer 4: Attention Check MessageID against local copy Store copy of MessageID 5: Attention received 6: GoodCRC 7: GoodCRC + CRC 8: GoodCRC Check and increment MessageIDCounter Stop CRCReceiveTimer

Figure 8-31 Cable Plug to DFP Attention

Table 8-30 below provides a detailed explanation of what happens at each labeled step in Figure 8-30 above.

Table 8-30 Steps for Cable Plug to DFP Attention

Step	DFP	Cable Plug
1		The Device Policy Manager requests attention. The Policy Engine tells the Protocol Layer to form an <i>Attention</i> Command request.
2		Protocol Layer creates the <i>Attention</i> Command request and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .
3	Physical Layer receives the <i>Attention</i> Command request and compares the CRC it calculated with the one sent to verify the message.	Physical Layer appends a CRC and sends the <i>Attention</i> Command request.
4	Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value.	
	The Protocol Layer forwards the received <i>Attention</i> Command request information to the Policy Engine that consumes it.	
5	The Policy Engine informs the Device Policy Manager	
6	Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.	
7	Physical Layer appends a CRC and sends the <i>GoodCRC</i> message.	Physical Layer receives <i>GoodCRC</i> message and compares the CRC it calculated with the one sent to verify the message.

Step	DFP	Cable Plug
8		Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.
9		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>Attention</i> Command request was successfully sent.

8.3.2.10 **Built in Self-Test (BIST)**

8.3.2.10.1 BIST Receiver Mode

This is an example of a BIST Receiver Mode test between a Tester and a Unit Under Test (UUT).

Figure 8-32 shows the messages as they flow across the bus and within the devices. This test verifies that the UUT can receive data with a performance according this specification.

<u>UUT</u> Tester : Policy Engine : Protocol : PHY : PHY : Protocol : Policy Engine 1: Send BIST(Receiver Mode) Start CRCReceiveTimer 4: BIST(Receiver Mode Check MessageID against local copy
Store copy of MessageID 6: GoodCRC 7: GoodCRC + CRC 10: Go to BIST receiver mode Check and increment MessageIDCounter Stop CRCReceiveTimer Go to BIST Receiver Mode 9: BIST(Receiver Mode) sent 11: Go to BIST receiver mode Go to BIST Receiver Mode Reset BISTErrorCounter Preload PRBS generator Start BISTStartTimer BISTStartTimer expires **Enter BIST Receiver Mode** Start BISTReceiveErrorTimer 13: Send Test Pattern 14: Test Pattern Calculate Bit Error Count per frame Add to BISTErrorCounter 15: BISTErrorCounte 16: Test Pattern received 17: BIST(CountersReturned) 18: BIST(CountersReturned) + CRC 19: BIST(CountersReturned) **Check and increment MessageIDCounter** Stop BISTReceiveErrorTimer 20: Test Pattern sent Test Pattern repeated for duration of test Initiate Hard Reset

Figure 8-32 BIST Receiver Mode test

Table 8-31 Steps for BIST Receiver Mode test

Step	Tester	UUT
1	The Policy Engine directs the Protocol Layer to generate a <i>BIST</i> message with Data Object <i>BIST Receiver Mode</i> to put the UUT into BIST receiver mode.	
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>BIST</i> message.	Physical Layer receives the <i>BIST</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>BIST</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>BIST</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>BIST</i> message was successfully sent. The Policy Engine initializes and runs the <i>BISTStartTimer</i> .	
10		Policy Engine tells Protocol Layer to go into Receiver Test Mode. The Protocol Layer goes to BIST receiver mode.
11		Protocol Layer tells Physical Layer to go into BIST Receiver Mode. The Physical Layer goes to BIST Receiver Mode, resets the <i>BISTErrorCounter</i> and preloads the PRBS generator.
	UUT enters BIST Receiver Mode	
12	After the <i>BISTStartTimer</i> has expired the Policy Engine directs the Protocol Layer to generate a packet containing the next Test Frame.	

Step	Tester	UUT
13	Protocol Layer creates the message and passes to Physical Layer. Starts BISTReceiveErrorTimer.	
14	Physical Layer does not append a CRC and sends the Test Frame.	Physical Layer receives the Test Frame. The Physical Layer calculates the Bit Error Count for the Test Frame and adds this to the BISTErrorCounter .
15		Physical Layer forwards the <i>BISTErrorCounter</i> value to the Protocol Layer.
16		The Protocol Layer informs the Policy Engine that a Test Frame has been received.
17		Protocol Layer generates a <i>BIST</i> message with Data Object of <i>Returned BIST Counters</i> and passes it Physical Layer.
18	Physical Layer receives <i>BIST</i> message and checks the CRC to verify the message.	Physical Layer appends CRC and sends the BIST message.
19	Physical Layer removes the CRC and forwards the <i>BIST</i> message to the Protocol Layer.	
20	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>BISTReceiveErrorTimer</i> . Protocol Layer informs the Policy Engine that the Test Frame was successfully sent.	
	Steps 12 to 20 are repeated until <i>Hard Reset</i> sign to normal operation.	naling is generated at which point the UUT returns

8.3.2.10.2 BIST Transmit mode

This is an example of a BIST Transmit Mode test between a Tester and a UUT. Figure 8-33 shows the messages as they flow across the bus and within the devices. This test verifies that the UUT transmitter can transmit with sufficient quality (see Section 6.4.3.2).




Figure 8-33 BIST Transmit Mode test

Table 8-32 Steps for BIST Transmit Mode test

Step	Tester	UUT
1	The Policy Engine directs the Protocol Layer to generate a <i>BIST</i> message, with Data Object <i>BIST Transmit Mode</i> , to put the UUT into BIST Transmit Mode.	
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the <i>BIST</i> message.	Physical Layer receives the <i>BIST</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>BIST</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>BIST</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> and checks the CRC to verify the message.	Physical Layer appends CRC and sends the GoodCRC message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>BIST</i> message was successfully sent.	
10		Policy Engine tells Protocol Layer to go into BIST Transmit Mode. The Policy Engine goes to BIST Transmit mode and resets the BISTErrorCounter .
11		Protocol Layer tells Physical Layer to go into BIST Transmit Mode.
	UUT enters BIST Transmit Mode	
12		The Policy Engine directs the Protocol Layer to generate a packet containing the next Test Frame.
13		Protocol Layer creates the Test Frame and passes to Physical Layer. Starts BISTReceiveErrorTimer.
14	Physical Layer receives the Test Frame.	Physical Layer does not append a CRC and sends the Test Frame.

Step	Tester	UUT
15	Physical Layer forwards the Test Frame to the Protocol Layer.	
16	The Protocol Layer forwards the received Test Frame information to the Policy Engine that consumes it.	
17	Protocol Layer generates a <i>BIST</i> message with Data Object of <i>Returned BIST Counters</i> and passes it Physical Layer.	
18	Physical Layer appends CRC and sends the <i>BIST</i> message.	Physical Layer receives the <i>BIST</i> message and checks the CRC to verify the <i>BIST</i> message.
19		Physical Layer removes the CRC and forwards the <i>BIST</i> message to the Protocol Layer.
20		Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>BISTReceiveErrorTimer</i> . Protocol Layer informs the Policy Engine that the Test Frame was successfully sent.
	Steps 12 to 20 are repeated until <i>Hard Reset</i> signaling is generated at which point the UUT returns to normal operation.	

8.3.2.10.3 BIST Test Patterns

In addition to the BIST transmit and receive Test Frames there are various Test Patterns which the UUT can be made to send continuously in order to perform measurements on the transmission spectrum, eye pattern etc. (see Section 5.9.1). The following is an example of a *BIST Eye Pattern* test between a Tester and a UUT but the sequence applies equally to other continuous Test Patterns. When the UUT is connected to the Tester the sequence below is executed.

Figure 8-34 shows the messages as they flow across the bus and within the devices. This test verifies the eye pattern and the spectrum of the transmitted signal.

- 1) Connection is established and stable.
- 2) Tester sends a BIST message with a BIST Eye Pattern Data Object.
- 3) UUT answers with a *GoodCRC* message.
- 4) UUT starts sending the Test Pattern.
- 5) Operator does the measurements.
- 6) Operator restarts the UUT. Note: that the method of operator restart for the UUT is outside the scope of this specification. This is assumed to be some mechanism whereby the operator restores the UUT to normal PD operation.

Refer to Sections 6.4.3.4 through 6.4.3.8.




Figure 8-34 BIST Eye Pattern Test

Table 8-33 Steps for BIST Eye Pattern Test

Step	Tester	UUT
1	The Policy Engine directs the Protocol Layer to generate a <i>BIST</i> message, with Data Object <i>BIST Eye Pattern</i> , to put the UUT into BIST Eye Pattern Test.	
2	Protocol Layer creates the message and passes to Physical Layer. Starts <i>CRCReceiveTimer</i> .	
3	Physical Layer appends CRC and sends the BIST message.	Physical Layer receives the <i>BIST</i> message and checks the CRC to verify the message.
4		Physical Layer removes the CRC and forwards the <i>BIST</i> message to the Protocol Layer.
5		Protocol Layer checks the <i>MessageID</i> in the incoming message is different from the previously stored value and then stores a copy of the new value. The Protocol Layer forwards the received <i>BIST</i> message information to the Policy Engine that consumes it.
6		Protocol Layer generates a <i>GoodCRC</i> message and passes it Physical Layer.
7	Physical Layer receives the <i>GoodCRC</i> and checks the CRC to verify the message.	Physical Layer appends CRC and sends the <i>GoodCRC</i> message.
8	Physical Layer removes the CRC and forwards the <i>GoodCRC</i> message to the Protocol Layer.	
9	Protocol Layer verifies and increments the <i>MessageIDCounter</i> and stops <i>CRCReceiveTimer</i> . Protocol Layer informs the Policy Engine that the <i>BIST</i> message was successfully sent.	
10		Policy Engine tells Protocol Layer to go into BIST Eye Pattern Test Mode. The Policy Engine goes to BIST Eye Pattern Test Mode.
11		Protocol Layer tells Physical Layer to go into BIST Eye Pattern Test Mode.
	UUT enters BIST Eye Pattern Test Mode	
12		The Policy Engine directs the Protocol Layer to start generation of the Test Pattern.
13		Protocol Layer directs the PHY Layer to generate the Test Pattern.
14	Physical Layer receives the Test Pattern stream.	Physical Layer generates a continuous Test Pattern stream.
	Operator reset of UUT terminates the test	

8.3.3 State Diagrams

8.3.3.1 Introduction to state diagrams used in Chapter 8

The state diagrams defined in Section 8.3.3 are normative and shall define the operation of the Power Delivery Policy Engine. Note that these state diagrams are not intended to replace a well written and robust design.

Figure 8-35 Outline of States




Figure 8-35 shows an outline of the states defined in the following sections. At the top there is the name of the state. This is followed by "Actions on entry" a list of actions carried out on entering the state. If there are also "Actions on exit" a list of actions carried out on exiting the state then these are listed as well; otherwise this box is omitted from the state. At the bottom the status of PD is listed:

- "Power" which indicates the present output power for a Source Port or input power for a Sink Port.
- "PD" which indicates the present attachment status either "attached", "unattached", or "unknown".

Transitions from one state to another are indicated by arrows with the conditions listed on the arrow. Where there are multiple conditions these are connected using either a logical OR "|" or a logical AND "&".

In some cases there are transitions which can occur from any state to a particular state. These are indicated by an arrow which is unconnected to a state at one end, but with the other end (the point) connected to the final state.

In some state diagrams it is necessary to enter or exit from states in other diagrams (e.g. Source Port or Sink Port state diagrams). Figure 8-36 indicates how such references are made. The reference is indicated with a hatched box. The box contains the name of the state and whether the state is a DFP or UFP. It has also been necessary to indicate conditional entry to either Source Port or Sink Port state diagrams. This is achieved by the use of a bulleted list indicating the pre-conditions (see example in Figure 8-37). It is also possible that the entry and return states are the same. Figure 8-38 indicates a state reference where each referenced state corresponds to either the entry state or the exit state.

Figure 8-36 References to states



Figure 8-37 Example of state reference with conditions




Figure 8-38 Example of state reference with the same entry and exit

<Name of reference state 1> or <Name of reference state 2> (<DFP | UFP>)

Timers are included in many of the states. Timers are initialized (set to their starting condition) and run (timer is counting) in the particular state it is referenced. As soon as the state is exited then the timer is no longer active. Where the timers continue to run outside of the state (such as the *NoResponseTimer*), this is called out in the text. Timeouts of the timers are listed as conditions on state transitions.

Conditions listed on state transitions will come from one of three sources and, when there is a conflict, should be serviced in the following order:

- 1. Message and related indications passed up to the Policy Engine from the Protocol Layer (message sent, message received etc.)
- 2. Events triggered within the Policy Engine e.g. timer timeouts.
- 3. Information and requests coming from the Device Policy manager relating either to Local Policy, or to other modules which the Device Policy Manager controls such as power supply and Cable Detection.

Note: The following state diagrams are not intended to cover all possible corner cases that may be encountered. For example where an outgoing message is discarded, due to an incoming message by the Protocol Layer (see Section 6.8.2.2) it will be necessary for the higher layers of the system to handle a retry of the message sequence that was being initiated, after first handling the incoming message.

8.3.3.2 Policy Engine Source Port State Diagram

Figure 8-39 below shows the state diagram for the Policy Engine in a Source Port. The following sections describe operation in each of the states.

Hard reset signalling received Start PE_SRC_Transition_to_default PE_SRC_Startup Actions on entry: Request Device Policy Manager to request ower source at default Actions on entry: ver supply tra power supply t Reset local HW Reset CapsCounter Reset Protocol Layer Actions on exit: Start SwapSourceStartTimer (only after Swap) Initialize and start NoResponseTimer Inform Protocol Layer Hard Reset Power = Default (5V) or Implicit Contract PD = Connected/not Connected Protocol LayerReset⁶ | (SourceCapabilityTimer timeout & Power = rising/falling to default (5V) PD = not Connected ourceStartTimer ti CapsCounter > nCapsCount²) | not Type-C & (NoResponseTimer timeout & HardResetCounter > nHardResetCount¹) PE_SRC_Discovery (NoResponseTimer timeout & ResetCounter≤nHardResetCount) | Hard Reset request from Device Policy Manager Actions on entry: Initialize and run SourceCapabilityTimer Hard res complete Power = Default (5V) or Implicit Contract PD = not Connected PE_SRC_Hard_Reset PE_SRC_Disabled ner timeout & (Capabilities message senuing annue apsCount²) (without GoodCRC) ¬ Type-C & (NoResponseTimer timeout kHardResetCounter > nHardResetCount²) (Capabilities message sending failure (SourceCapabilityTimer timeout CapsCounter≤nCapsCount²) Source capability Power = Default (5V) or Implicit/Explicit Contract PD = Connected/not Connect Power = Default (5V) PD =not Connected PE SRC Send_Capabilities Actions on entry:
Request present source capabilities from Device Policy Manager
Send PD Capabilities message
Increment CapsCounter (optional)²
If GoodCRC received:

stop NoResponseTimer
reset HardResetCounter and CapsCounter
initialize and run SenderResponseTimer SenderResponseTimer timeout Reject me Type-C &
NoResponseTimer timeout &
HardResetCount
> nHardResetCount Power = Default (5V) or Implicit/Explicit Contract PE_SRC_Capability_Response Actions on entry: Request me Send Reject message if request can't Request can't be met | Request met later from Power Reserve Send Wait message if request could be met later from the Power PE_SRC_Negotiate_Capability Actions on entry: Get Device Policy Manager evaluation of sink requ • Can be met • Can't be met Reserve and present Contract is still ErrorRecovery Power = Default (5V) or Implicit/ Explicit Contract PD = Connected Lant De met
 Could be met later from Power Reserve
 If the sink still requires more power ("Capability Mismatch") this information will be passed to Device Policy Manager⁴ Power = Default (5V) or Implicit/Explicit Contract Request can be met Request me PE_SRC_Transition_Supply Actions on entry:
Initialize and run SourceActivityTimer (see Section 8.3.3.5)³
If GotoMin send GotoMin message (within tSenderResponse)
Else send Accept message (within tSenderResponse)
Wait tSnkTransition and request Device Policy Manager to
transition Power Supply

**Tions on exit: Actions on exit: Send PS_RDY message (unless error) Power supply ready (Reject me Reject message sent & Contract still valid) | GotoMin request from Device Policy Manager Get_Source_Cap message received PE_SRC_Give_Source_Cap PE_SRC_Ready Actions on entry: a ranahilities fron Device Policy Manager Send Capabilities message Capabilities message SourceActivityTimer (see Section 8.3.3.5) Power = Explicit Contract Power = Explicit Contract PD = Connected get sink capabilities reque from Device Policy Manag PE_SRC_Get_Sink_Cap Actions on entry: Send Get_Sink_Cap mes Initialize and run SenderResponseTimer Sink capabilities message received | SenderResponseTimer timeout Actions on exit: Pass sink capabilities/o Device Policy Manager ¹ For a non-Type-C Port If the NoResponseTimer times Out and the HardResetCounter > nHardResetCount the Policy ¹ For a non-Type-C Port if the NoResponseTimer times Out and the HardResetCounter > nHardResetCount the Policy Engine can either continue sending capabilities or go to the PE_SRC_Disabled state.
² Implementation of the CapsCounter is optional. In the case where this is not implemented the Source shall continue to send Capabilities messages each time the SourceCapabilityTimer times out.
³ When operating at vSafeOY and not swapped, or when two systems both using the Type-C connector are communicating. Ping messages are optional so the SourceActivityTimer is not required to run in these circumstances.
Since the Sink is required to make a valid request from the offered capabilities the expected transition is via "Request can be met" unless the Source capabilities have changed since the last offer.
° Contract Invalid* means that the previously negotiated Voltage and Current values are no longer included in the Source's new Capabilities. If the Sink falls to make a valid Request in this case then Power Delivery operation is no longer possible and Power Delivery mode is exited with a Hard Reset.
°After a Power Swap the new Source is required to wait an additional tSwapSourceStart before sending Source Capabilities. This delay is not required when first starting up a system. Power = Explicit Contract PD = Connected

Figure 8-39 Source Port Policy Engine state diagram

Type-A with insert detect, Micro-AB).

*After a Power Swap the new Source is required to wait an administration-power-cent returned semantic Capabilities. This delay is not required when first starting up a system.

Connected is defined as a situation when the Port Partners are actively communicating. The Port Partners remain Connected after a Swap until there is a transition to Disabled or the connector is able to identify a disconnect (Type-C,

8.3.3.2.1 PE SRC Startup state

PE_SRC_Startup shall be the starting state for a Source Policy Engine either on power up or after a Hard Reset. On entry to this state the Policy Engine shall reset the **CapsCounter** and reset the Protocol Layer. Note that resetting the Protocol Layer will also reset the **MessageIDCounter** and stored **MessageID** (see Section 6.8.2.3).

The Policy Engine shall transition to the **PE_SRC_Send_Capabilities** state:

- When the Protocol Layer reset has completed if the <u>PE_SRC_Startup</u> state was entered due to the system first starting up.
- When the *SwapSourceStartTimer* times out if the *PE_SRC_Startup* state was entered as the result of a Power Role Swap.

Note: Providers or Provider/Consumers with an insertion detection mechanism (Type-C, Standard-An insertion detect or Micro-A ID pin or Attach Detection Protocol see [USBOTG2.0]) and without a plug attached shall remain in the PE_SRC_Startup state, without sending any Source Capabilities messages until a plug is attached.

On entry to the **PE_SRC_Discovery** state the Policy Engine shall initialize and run the **SourceCapabilityTimer** in order to trigger sending a **Source Capabilities** message.

The Policy Engine shall transition to the **PE SRC Send Capabilities** state when:

• The SourceCapabilityTimer times out and CapsCounter ≤ nCapsCount.

The Policy Engine may optionally go to the *PE_SRC_Disabled* state when:

- This is not a Type-C Port.
- And the *SourceCapabilityTimer* times out and *CapsCounter > nCapsCount*.
- Or the *NoResponseTimer* times out and the *HardResetCounter* > *nHardResetCount*. Note in this case the attached device is assumed to be unresponsive. The Policy Engine operates as if the device is unattached until such time as a detach/reattach is detected.

The Policy Engine shall go to the *ErrorRecovery* state when:

- This is a Type-C Port.
- And the *NoResponseTimer* times out.
- And the *HardResetCounter* > *nHardResetCount*.

A capabilities change event from the Device Policy Manager while in any state when connected shall trigger the Policy Engine to enter the *PE_SRC_Send_Capabilities* state. There is also a transition from the *PE_SRC_Soft_Reset* state.

On entry to the **PE_SRC_Send_Capabilities** state the Policy Engine shall request the present Port capabilities from the Device Policy Manager. The Policy Engine shall then request the Protocol Layer to send a **Source Capabilities** message containing these capabilities and increment the **CapsCounter** (if implemented).

If a *GoodCRC* message is received then the Policy Engine shall:

- Stop the *NoResponseTimer* .
- Reset the *HardResetCounter* and *CapsCounter* to zero. Note that the *HardResetCounter* shall only be set to zero in this state and at power up; its value shall be maintained during a Hard Reset.
- Initialize and run the **SenderResponseTimer**.

Once a *Source Capabilities* message has been received and acknowledged by a *GoodCRC* message, the Sink is required to then send a *Request* message within *tSenderResponse*.

The Policy Engine shall transition to the **PE_SRC_Discovery** state when:

• The Protocol Layer indicates that the message has not been sent and we are presently not connected. This is part of the Capabilities sending process whereby successful message sending indicates connection to a PD Sink Port.

The Policy Engine shall transition to the *PE_SRC_Hard_Reset* state when:

• The SenderResponseTimer times out. In this case a transition back to USB Default Operation is required.

When:

- This is not a Type-C Port
- And the *NoResponseTimer* times out
- And the HardResetCounter > nHardResetCount

The Policy Engine shall do one of the following:

- Transition to the **PE_SRC_Discovery** state.
- Transition to the **PE_SRC_Disabled** state.

Note that in either case the attached device is assumed to be unresponsive. The Policy Engine should operate as if the device is unattached until such time as a detach/reattach is detected.

The Policy Engine shall go to the *ErrorRecovery* state when:

- This is a Type-C Port.
- And the *NoResponseTimer* times out.
- And the *HardResetCounter* > *nHardResetCount*.

On entry to the **PE_SRC_Negotiate_Capability** state the Policy Engine shall ask the Device Policy Manager to evaluate the Request from the attached Sink. The response from the Device Policy Manager shall be one of the following:

- The Request can be met.
- The Request cannot be met
- The Request could be met later from the Power Reserve.

The Policy Engine shall transition to the *PE_SRC_Transition_Supply* state when:

• The Request can be met.

The Policy Engine shall transition to the *PE_SRC_Capability_Response* state when:

- The Request cannot be met.
- Or the Request can be met later from the Power Reserve.

The Policy Engine shall be in the *PE_SRC_Transition_Supply* state while the power supply is transitioning from one power to another.

On entry to the **PE_SRC_Transition_Supply** state, the Policy Engine shall initialize and run the **SourceActivityTimer** (see Section 8.3.3.6 for details of **Ping** messaging for Source Ports), request the Protocol Layer to either send a **GotoMin** message (if this was requested by the Device Policy Manager) or otherwise an **Accept** message, wait for **tSnkTransition**, and inform the Device Policy Manager that it shall transition the power supply to the Requested power level. Note: that if the power supply is currently operating at the requested power no change will be necessary.

On exit from the **PE_SRC_Transition_Supply** state the Policy Engine shall request the Protocol Layer to send a **PS_RDY** message.

The Policy Engine shall transition to the *PE_SRC_Ready* state when:

• The Device Policy Manager informs the Policy Engine that the power supply is ready.

8.3.3.2.6 PE SRC Ready state

In the **PE_SRC_Ready** state the PD Source shall operating at a stable power with no ongoing negotiation. It shall respond to requests from the Sink, events from the Device Policy Manager and shall send out **Ping** messages to maintain the PD link if required (see Section 6.3.5).

On entry to the **PE_SRC_Ready** state the Policy Engine shall initialize and run the **SourceActivityTimer** (see Section 8.3.3.6 for details of **Ping** messaging for Source Ports).

The Policy Engine shall transition to the **PE_SRC_Transition_Supply** state when:

• A GotoMin request is received from the Device Policy Manager for the attached Device to go to minimum power.

The Policy Engine shall transition to the *PE_SRC_Give_Source_Cap* state when:

A Get_Source_Cap message is received from the Sink.

The Policy Engine shall transition to the *PE_SRC_Get_Sink_Cap* state when:

• The Device Policy Manager asks for the Sink's capabilities.

In the **PE_SRC_Disabled** state the PD Source supplies default power and is unresponsive to USB Power Delivery messaging, but not to **Hard Reset** signaling.

The Policy Engine shall enter the *PE_SRC_Capability_Response* state if there is a Request received from the Sink that cannot be met based on the present capabilities. When the present Contract is not within the present capabilities it is regarded as Invalid and a Hard Reset will be triggered.

On entry to the **PE_SRC_Capability_Response** state the Policy Engine shall request the Protocol Layer to send one of the following:

- *Reject* message if the request cannot be met or the present Contract is Invalid.
- Wait message if the request could be met later from the Power Reserve. A Wait message shall not be sent if the present Contract is Invalid.

The Policy Engine shall transition to the **PE_SRC_Ready** state when:

- A Reject message has been sent and the present Contract is still valid or
- A Wait message has been sent.

The Policy Engine shall transition to the **PE_SRC_Hard_Reset** state when:

• The *Reject* message has been sent and the present Contract is Invalid (i.e. the Sink had to request a new value so instead we will return to USB Default Operation).

Note: The Policy Engine of a Consumer/Provider, acting as the Source, transitions to the *PE_SNK_Hard_Reset* state as described in the Section 8.3.3.6.1.4.

The Policy Engine shall transition from any state to the PE_SRC_Hard_Reset state when

- The *NoResponseTimer* times out and the *HardResetCounter* ≤ *nHardResetCount* or
- The Device Policy Manager requests a Hard Reset.

On entry to the **PE_SRC_Hard_Reset** state the Policy Engine shall request the generation of **Hard Reset** signaling by the PHY Layer and increment the **HardResetCounter**. Note that the **NoResponseTimer** shall continue to run in every state until it is stopped or times out.

The Policy Engine shall transition to the **PE_SRC_Transition_to_default** state when:

• The Hard Reset is complete.

The Policy Engine shall transition from any state to the **PE_SRC_Transition_to_default** state when:

Hard Reset signaling is detected.

On entry to the **PE_SRC_Transition_to_default** state the Policy Engine shall indicate to the Device Policy Manager that the power supply shall transition to default (**vSafe5V**). The Policy Engine shall then request a reset of the local hardware.

On exit from the <code>PE_SRC_Transition_to_default</code> state the Policy Engine shall initialize and run the <code>NoResponseTimer</code> and inform the Protocol Layer that the Hard Reset is complete. Note that the <code>NoResponseTimer</code> shall continue to run in every state until it is stopped or times out.

The Policy Engine shall transition to the **PE_SRC_Startup** state when:

• The Device Policy Manager indicates that the power supply has reached the default level.

On entry to the **PE_SRC_Give_Source_Cap** state the Policy Engine shall request the Device Policy Manager for the current system capabilities. The Policy Engine shall then request the Protocol Layer to send a **Source Capabilities** message containing these capabilities.

The Policy Engine shall transition to the **PE_SRC_Ready** state when:

• The Source Capabilities message has been successfully sent.

In this state the Policy Engine, due to a request from the Device Policy Manager, shall request the capabilities from the attached Sink.

On entry to the **PE_SRC_Get_Sink_Cap** state the Policy Engine shall request the Protocol Layer to send a **Get_Sink_Cap** message in order to retrieve the Sink's capabilities. The Policy Engine shall then start the **SenderResponseTimer**.

On exit from the **PE_SRC_Get_Sink_Cap** state the Policy Engine shall inform the Device Policy Manager of the outcome (capabilities or response timeout).


The Policy Engine shall transition to the **PE_SRC_Ready** state when:

- A Sink Capabilities message is received.
- Or SenderResponseTimer times out.

8.3.3.3 **Policy Engine Sink Port State Diagram**

Figure 8-40 below shows the state diagram for the Policy Engine in a Sink Port. The following sections describe operation in each of the states.

Figure 8-40 Sink Port state diagram



¹ Source capabilities messages will be ignored in the *PE_SNK_Hard_Reset* and *PE_SNK_Transition_to_default* states and during a Soft Reset.

² The NoResponseTimer will be stopped upon entry to the *PE_DB_CP_Check_for_VBUS* state.

³ The SinkKeitivityTimer shall not be run when operating at Vsafe5V or when two systems using the Type-C connector are communicating, since Ping messages are optional.

⁴ The SinkKequestTimer should not be stopped if a Ping message is received in the *PE_SNK_Ready* state since it represents the maximum time between requests after a Wait which the contraction of the state of the contraction of the contraction

which is not reset by a Ping message.

For Type-C connectors error recovery steps can be taken at this point which are defined in the USB Type-C specification and are outside the scope of this specification.

8.3.3.3.1 PE SNK Startup state

PE_SNK_Startup shall be the starting state for a Sink Policy Engine either on power up or after a Hard Reset. On entry to this state the Policy Engine shall reset the Protocol Layer. Note that resetting the Protocol Layer will also reset the **MessageIDCounter** and stored **MessageID** (see Section 6.8.2.3).

Once the reset process completes, the Policy Engine shall transition to the **PE_SNK_Discovery** state for a Consumer only and to the **PE_DB_CP_Check_for_VBUS** state for a Type-B Consumer/Provider.

In the **PE_SNK_Discovery** state the Sink Policy Engine waits for V_{BUS} to be present.

The Policy Engine shall transition to the **PE_SNK_Wait_for_Capabilities** state when:

• The Device Policy Manager indicates that V_{BUS} has been detected.

On entry to the **PE_SNK_Wait_for_Capabilities** state the Policy Engine shall initialize and start the **SinkWaitCapTimer**.

The Policy Engine shall transition to the **PE_SNK_Evaluate_Capability** state when:

• Source capabilities are received.

The Policy Engine shall transition to the *ErrorRecovery* state when:

- This is a Type-C connector and
- There has been a *NoResponseTimer* timeout and
- The HardResetCounter > nHardResetCount.

When the SinkWaitCapTimer times out, the Policy Engine will perform a Hard Reset.

Whenever the Policy Engine receives a *Source Capabilities* message (except in the *PE_SNK_Hard_Reset* and *PE_SNK_Transition_to_default* states or during a Soft Reset) it shall transition to the *PE_SNK_Evaluate_Capability* state. At this point the Sink knows that it is attached to and communicating with a PD capable Source.

On entry to the **PE_SNK_Evaluate_Capability** state the Policy Engine shall request the Device Policy Manager to evaluate the supplied Source capabilities based on Local Policy. The Device Policy Manager shall indicate to the Policy Engine which new power level is required:

- A selection from the present offered capabilities is to be made.
- Capability mismatch; offered power does not meet the device's requirements.

The Policy Engine shall transition to the *PE_SNK_Select_Capability* state when:

• A response is received from the Device Policy Manager.

On entry to the *PE_SNK_Select_Capability* state the Policy Engine shall request the Protocol Layer to send a response message, based on the evaluation from the Device Policy Manager. The message shall be one of the following:

- A Request from the offered Source Capabilities.
- A Request from the offered Source Capabilities with an indication that another power level would be preferred ("Capability Mismatch" bit set).

The Policy Engine shall initialize and run the **SenderResponseTimer**.

The Policy Engine shall transition to the *PE_SNK_Transition_Sink* state when:

An Accept message is received from the Source.

The Policy Engine shall transition to the **PE_SNK_Ready** state when:

- A *Reject* message is received from the Source.
- A *Wait* message is received from the Source.

The Policy Engine shall transition to the **PE_SNK_Hard_Reset** state when:

A SenderResponseTimer timeout occurs.

Note: The Policy Engine of the Provider/Consumer, acting as the Sink, transitions to the **PE_SRC_Hard_Reset** state as described in the Section 8.3.3.6.1.3.

On entry to the <code>PE_SNK_Transition_Sink</code> state the Policy Engine shall initialize and run the <code>PSTransitionTimer</code> (timeout will lead to a Hard Reset see Section 8.3.3.3.8 and shall then request the Device Policy Manager to transition the Sink's power supply to the new power level. Note that if there is no power level change the Device Policy Manager should not affect any change to the power supply.

On exit from the **PE_SNK_Transition_Sink** state the Policy Engine shall request the Device Policy Manager to transition the Sink's power supply to the new power level.

The Policy Engine shall transition to the **PE_SNK_Ready** state when:

• A *PS_RDY* message is received from the Source.

In the *PE_SNK_Ready* state the PD Sink shall be operating at a stable power level with no ongoing negotiation. It shall respond to requests from the Source, events from the Device Policy Manager and may monitor for *Ping* messages to maintain the PD link.

On entry to the **PE_SNK_Ready** state as the result of a wait the Policy Engine should do the following:

Initialize and run the SinkRequestTimer.

On entry to the **PE_SNK_Ready** state the Policy Engine shall do the following:

• Initialize and run the *SinkActivityTimer* (see Section 6.5.4.2 for exceptions).

The Policy Engine shall transition to the **PE_SNK_Select_Capability** state when:

- A new power level is requested by the Device Policy Manager.
- A SinkRequestTimer timeout occurs.

The Policy Engine shall transition to the *PE_SNK_Transition_Sink* state when:

• A *GotoMin* message is received.

The Policy Engine shall transition to the **PE_SNK_Hard_Reset** state when:

A SinkActivityTimer timeout occurs.

The Policy Engine shall transition back to the **PE_SNK_Ready** state when:

A Ping message is received. Note this should not cause the SinkRequestTimer to be reinitialized.

The Policy Engine shall transition to the *PE_SNK_Give_Sink_Cap* state when:

• A *Get_Sink_Cap* message is received from the Protocol Layer.

The Policy Engine shall transition to the **PE_SNK_Get_Source_Cap** state when:

• The Device Policy Manager requests an update of the remote Source's capabilities.

```
8.3.3.3.8 PE SNK Hard Reset state
```

The Policy Engine shall transition to the **PE_SNK_Hard_Reset** state from any state when:

- ((SinkWaitCapTimer timeout |
- SinkActivityTimer timeout |
- **PSTransitionTimer** timeout
- NoResponseTimer timeout) &
- (HardResetCounter ≤ nHardResetCount)) |
- Hard Reset request from Device Policy Manager

Note: if the *NoResponseTimer* times out and the *HardResetCounter* is greater than *nHardResetCount* the Sink shall assume that the Source is non-responsive.

Note: The *nHardResetCount* is reset on a power cycle or detach.

On entry to the *PE_SNK_Hard_Reset* state the Policy Engine shall request the generation of *Hard Reset* signaling by the PHY Layer and increment the *HardResetCounter*.

The Policy Engine shall transition to the **PE_SNK_Transition_to_default** state when:

The Hard Reset is complete.

The Policy Engine shall transition from any state to **PE_SNK_Transition_to_default** state when:

Hard Reset signaling is detected.

When *Hard Reset* signaling is detected or message sending in the Protocol Layer fails after retries (i.e. a *GoodCRC* message is not received) then the Policy Engine shall transition from any state to *PE_SNK_Transition_to_default*. This state can also be entered from the *PE_SNK_Hard_Reset* state.

On entry to the **PE_SNK_Transition_to_default** state the Policy Engine shall indicate to the Device Policy Manager that the Sink shall transition to default. The Policy Engine shall then request a reset of the local hardware.

On exit from the <code>PE_SNK_Transition_to_default</code> state the Policy Engine shall initialize and run the <code>NoResponseTimer</code> and inform the Protocol Layer that the Hard Reset is complete. Note that the <code>NoResponseTimer</code> shall continue to run in every state until it is stopped or times out.

The Policy Engine shall transition to the *PE_SNK_Startup* state when:

• The Device Policy Manager indicates that the Sink has reached the default level.

On entry to the <code>PE_SNK_Give_Sink_Cap</code> state the Policy Engine shall request the Device Policy Manager for the current system capabilities. The Policy Engine shall then request the Protocol Layer to send a <code>Sink Capabilities</code> message containing these capabilities.

The Policy Engine shall transition to the *PE_SNK_Ready* state when:

• The Sink Capabilities message has been successfully sent.

In the **PE_SNK_Get_Source_Cap** state the Policy Engine, due to a request from the Device Policy Manager, shall request the capabilities from the attached Source.

On entry to the **PE_SNK_Get_Source_Cap** state the Policy Engine shall request the Protocol Layer to send a **Get_Source_Cap** message in order to retrieve the Source's capabilities.

The Policy Engine shall transition to the **PE_SNK_Ready** state when:

• The *Get_Source_Cap* message is sent.

8.3.3.4 **Soft Reset State Diagrams**

8.3.3.4.1 Source Port Soft Reset State Diagram

Figure 8-41 below shows the state diagram for the Policy Engine in a Source Port when performing a Soft Reset. The following sections describe operation in each of the states.




Figure 8-41 Source Port Soft Reset Diagram

8.3.3.4.1.1 PE SRC Send Soft Reset state

The **PE_SRC_Send_Soft_Reset** state shall be entered from any state when a protocol error is detected by the Protocol Layer or when a message has not been sent after retries. The main exceptions to this rule are when:

- The source is in the <u>PE_SRC_Send_Capabilities</u> state, there is a <u>Source Capabilities</u> message sending failure (without GoodCRC) and the source is not presently attached (as indicated in Figure 8-39). In this case, the <u>PE_SRC_Discovery</u> state is entered (see Section 8.3.3.2.3).
- During a Power Role Swap when the power supply is in transition (see Sections 8.3.3.6.3.1 and 8.3.3.6.3.2). In this case a hard reset will be triggered directly.
- During a Data Role Swap when the DFP/UFP roles are changing. In this case Type-C error recovery will be triggered directly.

Note that there are corner cases that are not shown in the defined state diagrams that could be handled without generating a protocol error.

On entry to the **PE_SRC_Send_Soft_Reset** state the Policy Engine shall request the Protocol Layer to perform a Soft Reset, then shall send a **Soft Reset** message to the Sink, and initialize and run the **SenderResponseTimer**.

The Policy Engine shall transition to the **PE_SRC_Send_Capabilities** state when:

An Accept message has been received.

¹ Excludes Soft Reset itself.

² Type-C Ports acting as Source will have R_p asserted and are either Providers or Provider/Consumers.

The Policy Engine shall transition to the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state depending on its default role as either a Source or Sink Port (see Section 6.7.2) when:

- A **SenderResponseTimer** timeout occurs.
- Or the Protocol Layer indicates that a transmission error has occurred.

The decision as to whether to go to **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** shall depend on the type of device:

- The Source Port in a Provider or Provider/Consumer shall go to **PE_SRC_Hard_Reset**.
- The Source Port in a Consumer/Provider shall go to <u>PE_SNK_Hard_Reset</u> i.e. revert to USB Default Operation as Sink Port.

The **PE_SRC_Soft_Reset** state shall be entered from any state when a **Soft Reset** message is received from the Protocol Layer.

On entry to the **PE_SRC_Soft_Reset** state the Policy Engine shall reset the Protocol Layer and shall then request the Protocol Layer to send an **Accept** message.

The Policy Engine shall transition to the **PE_SRC_Send_Capabilities** state (see Section 8.3.3.2.3) when:

• The *Accept* message has been sent.

The Policy Engine shall transition to the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state depending on its default role as either a Source or Sink Port (see Section 6.7.2) when:

• The Protocol Layer indicates that a transmission error has occurred.

The decision as to whether to go to **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** shall depend on the type of device:

- The Source Port in a Provider or Provider/Consumer shall go to <u>PE_SRC_Hard_Reset</u>.
- The Source Port in a Consumer/Provider shall go to <u>PE_SNK_Hard_Reset</u> i.e. revert to USB Default Operation as Sink Port.

8.3.3.4.2 Sink Port Soft Reset State Diagram

Figure 8-42 below shows the state diagram for the Policy Engine in a Sink Port when performing a Soft Reset. The following sections describe operation in each of the states.




Figure 8-42 Sink Port Soft Reset Diagram

8.3.3.4.2.1 PE_SNK_Send_Soft_Reset state

The **PE_SNK_Send_Soft_Reset** state shall be entered from any state when a protocol error is detected by the Protocol Layer or when a message has not been sent after retries. The main exceptions to this rule are when:

- During a Power Role Swap when the power supply is in transition (see Sections 8.3.3.6.3.1 and 8.3.3.6.3.2). In this case a hard reset will be triggered directly.
- During a Data Role Swap when the DFP/UFP roles are changing. In this case Type-C error recovery will be triggered directly.

Note that there are corner cases that are not shown in the defined state diagrams that could be handled without generating a protocol error.

On entry to the **PE_SNK_Send_Soft_Reset** state the Policy Engine shall request the Protocol Layer to perform a Soft Reset, then shall send a **Soft Reset** message to the Source, and initialize and run the **SenderResponseTimer**.

The Policy Engine shall transition to the **PE SNK Wait for Capabilities** state when:

An Accept message has been received.

The Policy Engine shall transition to the PE_SNK_Hard_Reset state when:

- A **SenderResponseTimer** timeout occurs.
- Or the Protocol Layer indicates that a transmission error has occurred.

The decision as to whether to go to **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** shall depend on the type of device:

- The Source Port in a Provider or Provider/Consumer shall go to **PE_SRC_Hard_Reset**.
- The Source Port in a Consumer/Provider shall go to PE_SNK_Hard_Reset i.e. revert to USB Default Operation as Sink Port.

¹ Excludes Soft Reset itself.

² Type-C Ports acting as Sinks will have R_d asserted and are either Consumers or Consumer/Providers.

8.3.3.4.2.2 PE SNK Soft Reset state

The **PE_SNK_Soft_Reset** state shall be entered from any state when a **Soft Reset** message is received from the Protocol Layer.

On entry to the **PE_SNK_Soft_Reset** state the Policy Engine shall reset the Protocol Layer and shall then request the Protocol Layer to send an **Accept** message.

The Policy Engine shall transition to the **PE_SNK_Wait_for_Capabilities** state when:

• The Accept message has been sent.

The Policy Engine shall transition to the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state depending on its default role as either a Source or Sink Port (see Section 6.7.2) when:

• The Protocol Layer indicates that a transmission error has occurred.


The decision as to whether to go to **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** shall depend on the type of device:

- The Source Port in a Provider or Provider/Consumer shall go to **PE_SRC_Hard_Reset**.
- The Source Port in a Consumer/Provider shall go to <u>PE_SNK_Hard_Reset</u> i.e. revert to USB Default Operation as Sink Port.

8.3.3.5 **Source Port Ping State Diagram**

Figure 8-43 shows the state diagram for a *Ping* message from a Source Port. Note: Pings are optional under certain operating conditions (see Section 6.3.5).

Figure 8-43 Source Port Ping State Diagram



8.3.3.5.1 PE_SRC_Ping state

On entry to the **PE_SRC_Ping** state (from the **PE_SRC_Transition_Supply** or **PE_SRC_Ready** states) the Policy Engine shall request the Protocol Layer to send a **Ping** message.

The Policy Engine shall transition back to the previous state (**PE_SRC_Transition_Supply** or **PE_SRC_Ready**) state (see Figure 8-39) when:

• The *Ping* message has been successfully sent.

On re-entry to the **PE_SRC_Transition_Supply** or **PE_SRC_Ready** states the Policy Engine shall not perform any of the "Actions on Entry" except for initializing and running the SourceActivityTimer.

8.3.3.6 **Dual-Role Port State Diagrams**

Dual-Role Ports that combine Source and Sink capabilities shall comprise Source and Sink Policy Engine state machines. In addition they shall have the capability to perform a Power Role Swap from the **PE_SRC_Ready** or **PE_SNK_Ready** states and shall return to USB Default Operation on a Hard Reset.


8.3.3.6.1 Type-A/B Dual-Role State Diagrams

The State Diagrams in this section shall apply to all Type-A/B Dual-Role Ports.

8.3.3.6.1.1 Type-A/B Dual-Role (initially Source Port) Ping State Diagram

Figure 8-44 shows the state diagram for a Dual-Role Port which is initially a Source Port. Note: Pings are optional under certain operating conditions (see Section 6.3.5).

Figure 8-44 Dual-Role (initially Source Port) Ping State Diagram



8.3.3.6.1.1.1 PE_PRS_SRC_SNK_Ping state

The Policy Engine shall transition to the <u>PE_PRS_SRC_SNK_Ping</u> state, from the <u>PE_PRS_SRC_SNK_Transition_to_off</u> state, due to a <u>SourceActivityTimer</u> timeout.

On entry to the **PE_PRS_SRC_SNK_Ping** state the Policy Engine shall request the Protocol Layer to send a **Ping** message.

The Policy Engine shall transition back to the **PE_PRS_SRC_SNK_Transition_to_off** state (see Figure 8-52) when:

- The *Ping* message has been successfully sent.
- The Policy Engine shall transition to the *PE_SRC_Hard_Reset* when:
 - The *Ping* message has not been sent after retries (a *GoodCRC* message has not been received). A soft reset shall not be initiated in this case.

8.3.3.6.1.2 Type-A/B Dual-Role (initially Sink Port) Ping State Diagram

Figure 8-45 shows the state diagram for a Dual-Role Port which is initially a Sink Port. Note: Pings are optional under certain operating conditions (see Section 6.3.5).

Figure 8-45 Dual-Role (initially Sink Port) Ping State Diagram



8.3.3.6.1.2.1 PE_PRS_SNK_SRC_Ping state

The Policy Engine shall transition to the <u>PE_PRS_SNK_SRC_Ping</u> state, from the <u>PE_PRS_SNK_SRC_Source_on</u> state, due to a <u>SourceActivityTimer</u> timeout.

On entry to the **PE_PRS_SNK_SRC_Ping** state from the **PE_PRS_SNK_SRC_Source_on** state the Policy Engine shall request the Protocol Layer to send a **Ping** message.

The Policy Engine shall transition back to the PE_PRS_SNK_SRC_Source_on state (see Figure 8-53) when:

• The *Ping* message has been successfully sent.


The Policy Engine shall transition to the **PE_SNK_Hard_Reset** state when:

The *Ping* message has not been sent after retries (a *GoodCRC* message has not been received). A soft reset shall not be initiated in this case.

8.3.3.6.1.3 Type-A/B Hard Reset of Policy Engine in a Provider/Consumer in Sink Role

Figure 8-46 shows the state diagram in the case where a Provider/Consumer with a Port operating in Sink Role is required to perform a Hard Reset.

Figure 8-46 State Diagram for Hard Reset of P/C in Sink Role



8.3.3.6.1.3.1 PE PC SNK Hard Reset state

The Policy Engine shall transition to the **PE_PC_SNK_Hard_Reset** state for a Provider/Consumer Port in Sink Role from any state when:

- ((SinkWaitCapTimer timeout |
- SinkActivityTimer timeout |
- **PSTransitionTimer** timeout |
- NoResponseTimer timeout) &
- (HardResetCounter ≤ nHardResetCount)) |
- Hard Reset request from Device Policy Manager

The Policy Engine shall transition to the **PE_PC_SNK_Swap_Recovery** state when:

• The Hard Reset is complete.

The Policy Engine shall transition to the **PE_PC_SNK_Swap_Recovery** state from any state when:

Hard Reset signaling is received.

On entry to the <u>PE_PC_SNK_Swap_Recovery</u> state the Policy Engine shall initialize and run the <u>SwapRecoveryTimer</u>.


The Policy Engine shall transition to the **PE_SRC_Transition_to_default** state for a Source Port when:

The SwapRecoveryTimer times out.

8.3.3.6.1.4 Type-A/B Hard Reset of Policy Engine in a Consumer/Provider in Source Role

Figure 8-47 shows the state diagram in the case where a Consumer/Provider with a Port operating in Source Role is required to perform a Hard Reset.

Figure 8-47 State Diagram for the Hard Reset of a C/P in Source Role



8.3.3.6.1.4.1 PE_CP_SRC_Hard_Reset state

The Protocol Engine shall transition from any state to the **PE_CP_SRC_Hard_Reset** state for a Consumer/Provider in Source Role when

- The NoResponseTimer times out and the HardResetCounter ≤ nHardResetCount or
- The Device Policy Manager requests a Hard Reset.

The Policy Engine shall transition to the **PE_CP_SRC_Transition_to_off** state when:

• The Hard Reset is complete.

The Policy Engine shall transition from any state to the <u>PE_CP_SRC_Transition_to_off</u> state for a Consumer/Provider in Source Role when:

Hard Reset signaling is detected.

On entry to the **PE_CP_SRC_Transition_to_off** state the Policy Engine shall tell the Device Policy Manager to turn off the power supply.

The Policy Engine shall transition to the **PE_SNK_Transition_to_default** when:

The power supply has been turned off.

8.3.3.6.1.5 Type-A/B Consumer/Provider Dead Battery/Power Loss State Diagram

Figure 8-48 shows the additional state diagram required for a Consumer/Provider to handle Dead Battery detection. After the Consumer/Provider Policy Engine has transitioned to the <code>PE_SRC_Send_Capabilities</code> state, its subsequent state operation shall conform to that of a Consumer/Provider which has completed a Power Role Swap (see Section 8.3.3.6.3.2). The Consumer/Provider has effectively undergone a Power Role Swap without the requirement of protocol negotiation. The Consumer/Provider will not respond to received <code>Source Capabilities</code> messages until it transitions to the <code>PE_SNK_Wait_for_Capabilities</code> state.




Figure 8-48 Consumer/Provider Dead Battery/Power Loss State Diagram

```
8.3.3.6.1.5.1 PE_DB_CP_Check_for_VBUS state
```

The Policy Engine for a Consumer/Provider shall initially start in the **PE_SNK_Startup** state. Once the Protocol Layer has been reset it shall transition to the **PE_DB_CP_Check_for_VBUS** state.

On entry to the **PE_DB_CP_Check_for_VBUS** state the Policy Engine shall initialize and run the **DBDetectTimer** and stop the **NoResponseTimer**.

The Policy Engine shall transition to the **PE_SNK_Wait_for_Capabilities** state when:

• V_{BUS} is greater than *vSafe0V*.

The Policy Engine shall transition to the **PE_DB_CP_Power_VBUS_DB** state when:

- The **DBDetectTimer** has timed out and
- V_{BUS} is within *vSafe0V*.

On entry to the **PE_DB_CP_Power_VBUS_DB** state the Policy Engine shall tell the Device Policy Manager to apply **vSafeDB** to V_{BUS}.

The Policy Engine shall transition to the **PE_DB_CP_Wait_For_Bit_Stream** state when:

vSafeDB is on V_{BUS}.

```
8.3.3.6.1.5.3 PE DB CP Wait For Bit Stream state
```

On entry to the <u>PE_DB_CP_Wait_For_Bit_Stream</u> state the Policy Engine shall initialize and run the <u>BitStreamDetectTimer</u>.

The Policy Engine shall transition to the *PE_DB_CP_Power_VBUS_5V* state when:

The PHY Layer indicates that Bit Stream signaling has been received.

The Policy Engine shall transition to the **PE_DB_CP_Unpower_VBUS** state when:

• The BitStreamDetectTimer times out.

```
8.3.3.6.1.5.4 PE DB CP Power VBUS 5V state
```

On entry to the $PE_DB_CP_Power_VBUS_5V$ state the Policy Engine shall request the Device Policy Manager to apply vSafe5V to V_{BUS} .

The Policy Engine shall transition to the **PE_DB_CP_Wait_Bit_Stream_Stop** state when:

vSafe5V is present on V_{BUS}.

```
8.3.3.6.1.5.5 PE_DB_CP_Wait_Bit_Stream_Stop state
```

On entry to the **PE_DB_CP_Wait_Bit_Stream_Stop** state the Policy Engine shall initialize and run the **DeviceReadyTimer**.

The Policy Engine shall transition to the **PE_SRC_Send_Capabilities** state when:

• An indication is received from the PHY Layer that the Bit Stream has stopped.

The Policy Engine shall transition to the **PE_DB_CP_Unpower_VBUS** state when:

• The *DeviceReadyTimer* times out.

```
8.3.3.6.1.5.6 PE_DB_CP_Unpower_VBUS state
```

On entry to the $PE_DB_CP_Unpower_VBUS$ state the Policy Engine shall tell the Device Policy Manager to apply vSafe0V to V_{BUS} .

The Policy Engine shall transition to the **PE_DB_CP_PS_Discharge** state when:

• *vSafe0V* has been applied to V_{BUS}.

Note: the intention of applying vSafe0V is that the Consumer/Provider will utilize the same mechanism to unpower V_{BUS} as it uses to remove V_{BUS} power during a Power Role Swap.

On entry to the **PE_DB_CP_PS_Discharge** state the Policy Engine shall initialize and run the **DBSourceOffTimer**.

The Policy Engine shall transition to the *PE_DB_CP_Check_for_VBUS* state when:


• The **DBSourceOffTimer** times out.

Note: the *DBSourceOffTimer* is used to ensure that the Consumer/Provider is not powering V_{BUS} when it proceeds to check the voltage on V_{BUS} . This assumes that the discharge of V_{BUS} follows the same process as when removing power during a Power Role Swap.

8.3.3.6.1.6 Type-A/B Provider/Consumer Dead Battery/Power Loss State Diagram

Figure 8-49 shows the additional state diagram required for a BFSK Provider/Consumer to handle Dead Battery detection. The Provider/Consumer is assumed to startup in a state where it is either powered off or is unable to power its Port (e.g. due to a Dead Battery). If the Provider/Consumer is powered on and has sufficient power to power it's Port it should start up as a Source Port.

Figure 8-49 BFSK Provider/Consumer Dead Battery/Power Loss State Diagram



```
8.3.3.6.1.6.1 PE DB PC Unpowered state
```

The **PE_DB_PC_Unpowered** state is the startup state for a Provider/Consumer at power up when either there is no power to the Provider/Consumer (in this case there may be no physical "state" as such) or when the Provider/Consumer has some sort of power supply but is inactive.

The **PE_DB_PC_Unpowered** state shall be entered from any state when:

- V_{BUS} is within *vSafe0V* and
- The Provider/Consumer is powered off or has insufficient power to operate.

On entry to the **PE_DB_PC_Unpowered** state the Policy Engine shall wait for **vSafeDB** to appear on V_{BUS} in order to start the Dead Battery detection process. If a Bit Stream is currently being transmitted then this shall be stopped within **tBitStreamOff** of **vSafeOV** appearing on V_{BUS}.

The Policy Engine shall transition to the **PE_DB_PC_Check_Power** state when:

- *vSafeDB* is present on V_{BUS},.or
- The Provider/Consumer is ready to power V_{BUS}

```
8.3.3.6.1.6.2 PE DB PC Check Power state
```

On entry to the **PE_DB_PC_Check_Power** state the Policy Engine shall decide whether it is able and willing to supply power to the Port.

The Policy Engine shall transition to the **PE_SRC_Transition_to_default** state when:

• It is willing to power V_{BUS}.

The Policy Engine shall transition to the **PE_DB_PC_Send_Bit_Stream** state when:

• It wants to be powered by the Consumer/Provider.

The Policy Engine shall stay in the **PE_DB_PC_Check_Power** state when:

• The Provider/Consumer does not want to either power the Port or be powered.

```
8.3.3.6.1.6.3 PE_DB_PC_Send_Bit_Stream state
```

On entry to the **PE_DB_PC_Send_Bit_Stream** state the Policy Engine shall request the PHY Layer to start sending the Bit Stream (see Section 4.1.1).

The Policy Engine shall transition to the **PE_DB_PC_Wait_to_Detect** state when:

• The Bit Stream is being sent.

```
8.3.3.6.1.6.4 PE DB PC Wait to Detect state
```

On entry to the **PE_DB_PC_Wait_to_Detect** state the Policy Engine shall initialize and run the **WaitForPowerTimer** to allow the Consumer/Provider time to detect the Bit Stream and apply power to V_{BUS}.

The Policy Engine shall transition to the *PE_DB_PC_Wait_to_Start* state when:

• The DeadBatteryTimer times out.

On entry to the **PE_DB_PC_Wait_to_Start** state the Policy Engine shall wait until it is ready to negotiate Capabilities.

On exit from the <code>PE_DB_PC_Wait_to_Start</code> state the Policy Engine shall request the PHY Layer to stop sending the Bit Stream.

The Policy Engine shall transition to the **PE_SNK_Wait_for_Capabilities** state when:

• The Policy Engine is ready to negotiate Capabilities.

8.3.3.6.2 Type-C DRP State Diagrams

The State Diagrams in this section shall apply to all Dual-Role Ports that are [USBType-C1.0] DRPs.

8.3.3.6.2.1 Type-C DRP Policy Engine in DFP to UFP Data Role Swap State Diagram

Figure 8-50 shows the additional state diagram required to perform a Data Role Swap from Type-C DFP to UFP operation and the changes that shall be followed for error and Hard Reset handling. If successful a Provider or Provider/Consumer will become a Consumer or Consumer/Provider.




Figure 8-50: Dual-Role Port in C-Type DFP to UFP Data Role Swap State Diagram

8.3.3.6.2.1.1 PE_SRC_Ready or PE_SNK_Ready state

The Data Role Swap process shall start only from either the **PE_SRC_Ready** or **PE_SNK_Ready** state where power is stable.

The Policy Engine shall transition to the **PE_DRS_DFP_UFP_Evaluate_DR_Swap** state when:

A DR_Swap message is received.

¹ Any error during the Data Role Swap process does not result in a Soft Reset. Instead the DRP makes a directed transition to Type-C error recovery from where it has to re-establish a new connection. This applies to all states except for the *Evaluate DR Swap* and *Reject DR Swap* states where the DRP has not committed to a transition and should remain as a DFP.

 $^{^{\}rm 2}$ All Modes are exited at this point before changing to UFP operation

The Policy Engine shall transition to the **PE_DRS_DFP_UFP_Send_DR_Swap** state when:

• The Device Policy Manager indicates that a Data Role Swap is required.

On entry to the **PE_DRS_DFP_UFP_Evaluate_DR_Swap** state the Policy Engine shall ask the Device Policy Manager whether a Data Role Swap can be made.

The Policy Engine shall transition to the **PE_DRS_DFP_UFP_Accept_DR_Swap** state when:

• The Device Policy Manager indicates that a Data Role Swap is ok.

The Policy Engine shall transition to the **PE_DRS_DFP_UFP_Reject_DR_Swap** state when:

- The Device Policy Manager indicates that a Data Role Swap is not ok.
- Or further evaluation of the Data Role Swap request is needed.

On entry to the <u>PE_DRS_DFP_UFP_Accept_DR_Swap</u> state the Policy Engine shall request the Protocol Layer to send an <u>Accept</u> message.

The Policy Engine shall transition to the **PE_DRS_DFP_UFP_Change_to_UFP** state when:

The Accept message has been sent.

On entry to the **PE_DRS_DFP_UFP_Change_to_UFP** state the Policy Engine shall request the Device Policy Manager to change the Port from a DFP to a UFP.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

The Device Policy Manager indicates that the Type-C Port has been changed to a UFP.

```
8.3.3.6.2.1.5 PE_DRS_DFP_UFP_Send_DR_Swap state
```

On entry to the **PE_DRS_DFP_UFP_Send_DR_Swap** state the Policy Engine shall request the Protocol Layer to send a **DR Swap** message and shall start the **SenderResponseTimer**.

On exit from the **PE_DRS_DFP_UFP_Send_DR_Swap** state the Policy Engine shall stop the **SenderResponseTimer**.

The Policy Engine shall continue as a DFP and shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

- A Reject message is received.
- Or a *Wait* message is received.
- Or the **SenderResponseTimer** times out.

The Policy Engine shall transition to the **PE_DRS_DFP_UFP_Change_to_UFP** state when:

• An Accept message is received.

On entry to the **PE_DRS_DFP_UFP_Reject_DR_Swap** state the Policy Engine shall request the Protocol Layer to send:

- A *Reject* message if the device is unable to perform a Data Role Swap at this time.
- A *Wait* message if further evaluation of the Data Role Swap request is required. Note: in this case it is expected that one of the Port Partners will send a *DR_Swap* message at a later time (see Section 6.3.12.3).

The Policy Engine shall continue as a DFP and shall transition to either the <code>PE_SRC_Ready</code> or <code>PE_SNK_Ready</code> state when:

The Reject or Wait message has been sent.

8.3.3.6.2.1.7 ErrorRecovery state

The Policy Engine shall transition to the *ErrorRecovery* state (see Section 8.3.3.11.1) when:

- A protocol error is detected by the Protocol Layer or
- A message has not been sent after retries or
- *Hard Reset* signaling is received.

8.3.3.6.2.2 Type-C DRP Policy Engine in UFP to DFP Data Role Swap State Diagram

Figure 8-51 shows the additional state diagram required to perform a Data Role Swap from Type-C DRP UFP to DFP operation and the changes that shall be followed for error and Hard Reset handling. If successful a Consumer or Consumer/Provider will become a Provider or Provider/Consumer.




Figure 8-51: Dual-Role Port in C-Type UFP to DFP Data Role Swap State Diagram

8.3.3.6.2.2.1 PE_SRC_Ready or PE_SNK_Ready state

The Data Role Swap process shall start only from the either the **PE_SRC_Ready** or **PE_SNK_Ready** state where power is stable.

The Policy Engine shall transition to the **PE_DRS_UFP_DFP_Evaluate_DR_Swap** state when:

• A *DR_Swap* message is received.

The Policy Engine shall transition to the **PE_DRS_UFP_DFP_Send_DR_Swap** state when:

¹ Any error during the Data Role Swap process does not result in a Soft Reset. Instead the DRP makes a directed transition to Type-C error recovery from where it has to re-establish a new connection. This applies to all states except for the **PE_DRS_UFP_DFP_Evaluate_DR_Swap** and **PE_DRS_UFP_DFP_Reject_DR_Swap** states where the DRP has not committed to a transition and should remain as a UFP.

 $^{^{2}}$ All Modes are exited at this point before changing to DFP operation

The Device Policy Manager indicates that a Data Role Swap is required.

On entry to the **PE_DRS_UFP_DFP_Evaluate_DR_Swap** state the Policy Engine shall ask the Device Policy Manager whether a Data Role Swap can be made.

The Policy Engine shall transition to the **PE_DRS_UFP_DFP_Accept_DR_Swap** state when:

• The Device Policy Manager indicates that a Data Role Swap is ok.

The Policy Engine shall transition to the **PE_DRS_UFP_DFP_Reject_DR_Swap** state when:

- The Device Policy Manager indicates that a Data Role Swap is not ok.
- Or further evaluation of the Data Role Swap request is needed.

On entry to the **PE_DRS_UFP_DFP_Accept_DR_Swap** state the Policy Engine shall request the Protocol Layer to send an **Accept** message.

The Policy Engine shall transition to the **PE_DRS_UFP_DFP_Change_to_DFP** state when:

• The Accept message has been sent.

On entry to the **PE_DRS_UFP_DFP_Change_to_DFP** state the Policy Engine shall request the Device Policy Manager to change the Port from a UFP to a DFP.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

The Device Policy Manager indicates that the Type-C Port has been changed to a DFP.

```
8.3.3.6.2.2.5 PE_DRS_UFP_DFP_Send_DR_Swap state
```

On entry to the **PE_DRS_UFP_DFP_Send_DR_Swap** state the Policy Engine shall request the Protocol Layer to send a **DR_Swap** message and shall start the **SenderResponseTimer**.

On exit from the **PE_DRS_UFP_DFP_Send_DR_Swap** state the Policy Engine shall stop the **SenderResponseTimer**.

The Policy Engine shall continue as a UFP and shall transition to either the *PE_SRC_Ready* or *PE_SNK_Ready* state when:

- A Reject message is received.
- Or a *Wait* message is received.
- Or the SenderResponseTimer times out.

The Policy Engine shall transition to the **PE_DRS_UFP_DFP_Change_to_DFP** state when:

• An Accept message is received.

On entry to the **PE_DRS_UFP_DFP_Reject_DR_Swap** state the Policy Engine shall request the Protocol Layer to send:

- A *Reject* message if the device is unable to perform a Data Role Swap at this time.
- A *Wait* message if further evaluation of the Data Role Swap request is required. Note: in this case it is expected that one of the Port Partners will send a *DR_Swap* message at a later time (see Section 6.3.12.3).

The Policy Engine shall continue as a UFP and shall transition to the either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

The Reject or Wait message has been sent.

8.3.3.6.2.2.7 ErrorRecovery state

The Policy Engine shall transition to the *ErrorRecovery* state (see Section 8.3.3.11.1) when:

- A protocol error is detected by the Protocol Layer or
- A message has not been sent after retries or
- *Hard Reset* signaling is received.

8.3.3.6.3 Common Dual-Role Port State Diagrams

The State Diagrams in this section shall apply to all Dual-Role Ports: both Type-A/B and [USBType-C1.0] DRP.

8.3.3.6.3.1 Policy Engine in Source to Sink Power Role Swap State Diagram

Dual-Role Ports that combine Source and Sink capabilities shall comprise Source and Sink Policy Engine state machines. In addition they shall have the capability to do a Power Role Swap from the <code>PE_SRC_Ready</code> state and shall return to USB Default Operation on a Hard Reset.

Figure 8-52 shows the additional state diagram required to perform a Power Role Swap from Source to Sink roles and the changes that shall be followed for error and Hard Reset handling.




Figure 8-52: Dual-Role Port in Source to Sink Power Role Swap State Diagram

8.3.3.6.3.1.1 PE_SRC_Ready state

The Power Role Swap process shall start only from the **PE SRC Ready** state where power is stable.

The Policy Engine shall transition to the **PE_PRS_SRC_SNK_Evaluate_PR_Swap** state when:

¹ When operating at vSafe5V and not swapped, or when two systems both using the Type-C connector are communicating, Ping messages are optional so the SourceActivityTimer is not required to run in these circumstances

A PR_Swap message is received.

The Policy Engine shall transition to the **PE_PRS_SRC_SNK_Send_PR_Swap** state when:

• The Device Policy Manager indicates that a Power Role Swap is required.

On entry to the **PE_PRS_SRC_SNK_Evaluate_PR_Swap** state the Policy Engine shall ask the Device Policy Manager whether a Power Role Swap can be made.

The Policy Engine shall transition to the **PE_PRS_SRC_SNK_Accept_PR_Swap** state when:

• The Device Policy Manager indicates that a Power Role Swap is ok.

The Policy Engine shall transition to the **PE PRS SRC SNK Reject PR Swap** state when:

- The Device Policy Manager indicates that a Power Role Swap is not ok.
- Or further evaluation of the Power Role Swap request is needed.

On entry to the *PE_PRS_SRC_SNK_Accept_PR_Swap* state the Policy Engine shall request the Protocol Layer to send an *Accept* message.

The Policy Engine shall transition to the **PE_PRS_SRC_SNK_Transition_to_off** state when:

The Accept message has been sent.

On entry to the <u>PE_PRS_SRC_SNK_Transition_to_off</u> state the Policy Engine shall wait <u>tSnkTransition</u> and then request the Device Policy Manager to turn off the Source and shall initialize and run the <u>SourceActivityTimer</u> (see Section 8.3.3.6.1.1.1 for use of <u>Ping</u> messaging for Dual-Role Ports which are initially Source Ports).

The Policy Engine shall transition to the **PE_PRS_SRC_SNK_Source_off** state when:

- The Device Policy Manager indicates that the Source has been turned off and
- The Port is not a [USBType-C1.0] DRP

The Policy Engine shall transition to the **PE_PRS_SRC_SNK_Assert_Rd** state when:

- The Device Policy Manager indicates that the Source has been turned off and
- The Port is a [USBType-C1.0] DRP

On entry to the $\begin{subarray}{l} PE_PRS_SRC_SNK_Assert_Rd \end{subarray}$ state the Policy Engine shall request the Device Policy Manager to change the resistor asserted on the CC wire from R_D to R_d .

The Policy Engine shall transition to the PE_PRS_SRC_SNK_Source_off state when:

• The Device Policy Manager indicates that R_d is asserted.

```
8.3.3.6.3.1.6 PE_PRS_SRC_SNK_Source_off state
```

On entry to the **PE_PRS_SRC_SNK_Source_off** state the Policy Engine shall request the Protocol Layer to send a **PS_RDY** message and shall start the **PSSourceOnTimer**.

On exit from the Source off state the Policy Engine shall stop the *PSSourceOnTimer*.

The Policy Engine shall transition to the *PE_SNK_Startup* when:

• A *PS_RDY* message is received indicating that the remote Source is now supplying power.

The Policy Engine shall transition to the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state depending on its default role as either a Source or Sink Port (see Section 6.7.2) when:

- The **PSSourceOnTimer** times out or
- The PS_RDY message is not sent after retries (a GoodCRC message has not been received). A soft reset shall not
 be initiated in this case.

The decision as to whether to go to <code>PE_SRC_Hard_Reset</code> or <code>PE_SNK_Hard_Reset</code> shall depend on the type of device:

- The Source Port in a Provider or Provider/Consumer shall go to <u>PE_SRC_Hard_Reset</u>.
- The Source Port in a Consumer/Provider shall go to <u>PE_SNK_Hard_Reset</u> i.e. revert to USB Default Operation as Sink Port.

```
8.3.3.6.3.1.7 PE PRS SRC SNK Send Swap state
```

On entry to the *PE_PRS_SRC_SNK_Send_PR_Swap* state the Policy Engine shall request the Protocol Layer to send a *PR_Swap* message and shall start the *SenderResponseTimer*.

On exit from the **PE_PRS_SRC_SNK_Send_PR_Swap** state the Policy Engine shall stop the **SenderResponseTimer**.

The Policy Engine shall transition to the *PE_SRC_Ready* state when:

- A *Reject* message is received.
- Or a *Wait* message is received.
- Or the **SenderResponseTimer** times out.

The Policy Engine shall transition to the PE_PRS_SRC_SNK_Transition_to_off state when:

• An *Accept* message is received.

On entry to the <u>PE_PRS_SRC_SNK_Reject_PR_Swap</u> state the Policy Engine shall request the Protocol Layer to send:

- A *Reject* message if the device is unable to perform a Power Role Swap at this time.
- A *Wait* message if further evaluation of the Power Role Swap request is required. Note: in this case it is expected that one of the Port Partners will send a *PR_Swap* message at a later time (see Section 6.3.12.2).

The Policy Engine shall transition to the *PE_SRC_Ready* when:

• The *Reject* or *Wait* message has been sent.

```
8.3.3.6.3.2 Policy Engine in Sink to Source Power Role Swap State Diagram
```

Dual-Role Ports that combine Sink and Source capabilities shall comprise Sink and Source Policy Engine state machines. In addition they shall have the capability to do a Power Role Swap from the <code>PE_SNK_Ready</code> state and shall return to USB Default Operation on a Hard Reset.

Figure 8-53 shows the additional state diagram required to perform a Power Role Swap from Sink to Source roles and the changes that shall be followed for error and Hard Reset handling.




Figure 8-53: Dual-role Port in Sink to Source Power Role Swap State Diagram

8.3.3.6.3.2.1 PE_SNK_Ready state

The Power Role Swap process shall start only from the *PE_SNK_Ready* state where power is stable.

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Evaluate_PR_Swap** state when:

A PR_Swap message is received.

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Send_PR_Swap** state when:

• The Device Policy Manager indicates that a Power Role Swap is required.

¹ When operating at vSafe5V and not swapped, or when two systems both using the Type-C connector are communicating, Ping messages are optional so the SourceActivityTimer is not required to run in these circumstances.

```
8.3.3.6.3.2.2 PE PRS SNK SRC Evaluate Swap state
```

On entry to the <u>PE_PRS_SNK_SRC_Send_PR_Swap</u> state the Policy Engine shall ask the Device Policy Manager whether a Power Role Swap can be made.

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Accept_PR_Swap** state when:

• The Device Policy Manager indicates that a Power Role Swap is ok.

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Reject_PR_Swap** state when:

• The Device Policy Manager indicates that a Power Role Swap is not ok.

```
8.3.3.6.3.2.3 PE PRS SNK SRC Accept Swap state
```

On entry to the *PE_PRS_SNK_SRC_Accept_PR_Swap* state the Policy Engine shall request the Protocol Layer to send an *Accept* message.

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Transition_to_off** state when:

The Accept message has been sent.

```
8.3.3.6.3.2.4 PE_PRS_SNK_SRC_Transition_to_off state
```

On entry to the **PE_PRS_SNK_SRC_Transition_to_off** state the Policy Engine shall initialize and run the **PSSourceOffTimer** and then request the Device Policy Manager to turn off the Sink.

The Policy Engine shall transition to the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state depending on its default role as either a Source or Sink Port (see Section 6.7.2) when:

• The **PSSourceOffTimer** times out.

The decision as to whether to go to <code>PE_SRC_Hard_Reset</code> or <code>PE_SNK_Hard_Reset</code> shall depend on the type of device:

- The Source Port in a Provider or Provider/Consumer shall go to <u>PE_SRC_Hard_Reset</u>.
- The Source Port in a Consumer/Provider shall go to <u>PE_SNK_Hard_Reset</u> i.e. revert to USB Default Operation as Sink Port.

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Source_on** state when:

- A PS_RDY message is received and
- This is not a [USBType-C1.0] DRP

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Assert_Rp** state when:

- A **PS_RDY** message is received and
- This is a [USBType-C1.0] DRP

```
8.3.3.6.3.2.5 PE_PRS_SNK_SRC_Assert_Rp state
```

On entry to the $PE_PRS_SNK_SRC_Assert_Rp$ state the Policy Engine shall request the Device Policy Manager to change the resistor asserted on the CC wire from R_d to R_p .

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Source_on** state when:

• The Device Policy Manager indicates that R_d is asserted.

```
8.3.3.6.3.2.6 PE PRS SNK SRC Source on state
```

On entry to the <u>PE_PRS_SNK_SRC_Source_on</u> state the Policy Engine shall request the Device Policy Manager to turn on the Source and shall initialize and run the <u>SourceActivityTimer</u> (see Section 8.3.3.6.1.2.1 for details of <u>Ping</u> messaging for Dual-Role ports which are initially Sink Ports).

On exit from the **PE_PRS_SNK_SRC_Source_on** state (except if the exit is due to a **SourceActivityTimer** timeout) the Policy Engine shall send a **PS_RDY** message.

The Policy Engine shall transition to the *PE_SRC_Startup* state when:

• The Source Port has been turned on.

The Policy Engine shall transition to the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state depending on its default role as either a Source or Sink Port (see Section 6.7.2) when:

• The *PS_RDY* message is not sent after retries (a *GoodCRC* message has not been received). A soft reset shall not be initiated in this case.

The decision as to whether to go to **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** shall depend on the type of device:

- The Source Port in a Provider or Provider/Consumer shall go to <u>PE_SRC_Hard_Reset</u>.
- The Source Port in a Consumer/Provider shall go to PE_SNK_Hard_Reset i.e. revert to USB Default Operation as Sink Port.

On entry to the **PE_PRS_SNK_SRC_Send_PR_Swap** state the Policy Engine shall request the Protocol Layer to send a **PR_Swap** message and shall initialize and run the **SenderResponseTimer**.

The Policy Engine shall transition to the *PE_SNK_Ready* state when:

- A Reject message is received.
- Or a Wait message is received.
- Or the SenderResponseTimer times out.

The Policy Engine shall transition to the **PE_PRS_SNK_SRC_Transition_to_off** state when:

• An *Accept* message is received.

On entry to the <u>PE_PRS_SNK_SRC_Reject_PR_Swap</u> state the Policy Engine shall request the Protocol Layer to send:

- A Reject message if the device is unable to perform a Power Role Swap at this time.
- A *Wait* message if further evaluation of the Power Role Swap request is required. Note: in this case it is expected that one of the Port Partners will send a *PR_Swap* message at a later time (see Section 6.3.12.2).


The Policy Engine shall transition to the *PE_SNK_Ready* state when:

• The *Reject* or *Wait* message has been sent.

8.3.3.6.3.3 Dual-Role (Source Port) Get Source Capabilities State Diagram

Figure 8-54 shows the state diagram for a Dual-Role device, presently operating as a Source, on receiving a request from the Device Policy Manager to get the Port Partner's Source capabilities. See also Section 6.4.1.1.3.

Figure 8-54 Dual-Role (Source) Get Source Capabilities diagram



8.3.3.6.3.3.1 PE_DR_SRC_Get_Source_Cap state

The Policy Engine shall transition to the **PE_DR_SRC_Get_Source_Cap** state, from the **PE_SRC_Ready** state, due to a request to get the remote source capabilities from the Device Policy Manager.

On entry to the **PE_DR_SRC_Get_Source_Cap** state the Policy Engine shall send a **Get_Source_Cap** message and initialize and run the **SenderResponseTimer**.

On exit from the **PE_DR_SRC_Get_Source_Cap** state the Policy Engine shall inform the Device Policy Manager of the outcome (capabilities or response timeout).


The Policy Engine shall transition back to the **PE_SRC_Ready** state (see Figure 8-39) when:

- A **Source Capabilities** message is received
- Or **SenderResponseTimer** times out
- Or a Reject message is received

8.3.3.6.3.4 Dual-Role (Source Port) Give Sink Capabilities State Diagram

Figure 8-55 shows the state diagram for a Dual-Role device, presently operating as a Source, on receiving a *Get_Sink_Cap* message. See also Section 6.4.1.1.3.

Figure 8-55 Dual-Role (Source) Give Sink Capabilities diagram



8.3.3.6.3.4.1 PE DR SRC Give Sink Cap state

The Policy Engine shall transition to the **PE_DR_SRC_Give_Sink_Cap** state, from the **PE_SRC_Ready** state, when a **Get_Sink_Cap** message is received.

On entry to the **PE_DR_SRC_Give_Sink_Cap** state the Policy Engine shall request the present capabilities from the Device Policy Manager and then send a **Sink Capabilities** message based on these capabilities.


The Policy Engine shall transition back to the **PE_SRC_Ready** state (see Figure 8-39) when:

• The *Sink Capabilities* message has been successfully sent.

8.3.3.6.3.5 Dual-Role (Sink Port) Get Sink Capabilities State Diagram

Figure 8-56 shows the state diagram for a Dual-Role device, presently operating as a Sink, on receiving a request from the Device Policy Manager to get the Port Partner's Sink capabilities. See also Section 6.4.1.1.3.

Figure 8-56 Dual-Role (Sink) Get Sink Capabilities State Diagram



8.3.3.6.3.5.1 PE_DR_SNK_Get_Sink_Cap state

The Policy Engine shall transition to the *PE_DR_SNK_Get_Sink_Cap* state, from the *PE_SNK_Ready* state, due to a request to get the remote source capabilities from the Device Policy Manager.

On entry to the **PE_DR_SNK_Get_Sink_Cap** state the Policy Engine shall send a **Get_Sink_Cap** message and initialize and run the **SenderResponseTimer**.

On exit from the *PE_DR_SNK_Get_Sink_Cap* state the Policy Engine shall inform the Device Policy Manager of the outcome (capabilities or response timeout).


The Policy Engine shall transition back to the **PE_SNK_Ready** state (see Figure 8-40 and Figure 8-45) when:

- A **Source Capabilities** message is received
- Or SenderResponseTimer times out
- Or a Reject message is received

8.3.3.6.3.6 Dual-Role (Sink Port) Give Source Capabilities State Diagram

Figure 8-57 shows the state diagram for a Dual-Role device, presently operating as a Sink, on receiving a *Get_Source_Cap* message. See also Section 6.4.1.1.3.

Figure 8-57 Dual-Role (Sink) Give Source Capabilities State Diagram



8.3.3.6.3.6.1 PE DR SNK Give Source Cap state

The Policy Engine shall transition to the **PE_DR_SNK_Give_Source_Cap** state, from the **PE_SNK_Ready** state, when a **Get Source Cap** message is received.

On entry to the **PE_DR_SNK_Give_Source_Cap** state the Policy Engine shall request the present capabilities from the Device Policy Manager and then send a **Source Capabilities** message based on these capabilities.

The Policy Engine shall transition back to the *PE_SNK_Ready* state (see Figure 8-40 and Figure 8-45) when:

• The **Source Capabilities** message has been successfully sent.

8.3.3.7 **Type-C Vconn State Diagrams**

The State Diagrams in this section shall apply to [USBType-C1.0] Ports that supply VCONN.

8.3.3.7.1 Type-C DFP Vconn Swap State Diagram

Figure 8-58 shows the state operation for a Downstream Facing Port (DFP) on initiating VCONN Swap.

PE_SRC_Ready or PE_SNK_Ready (DFP) VCONN Swap required Reject message received | (indication from Wait message received | Device Policy Manager) SenderResponseTimer PE_VCS_DFP Send_Swap Accept received & Actions on entry: Send VCONN_Swap message DFP VCONN is off Initialize and run SenderResponseTimer Power = Explicit Contract PD = Connected Accept received & DFP VCONN is on PE_VCS_DFP_Wait_for_ PE_VCS_DFP_Turn_ UFP VCONN On_VCONN VCONNOnTimer Timeout Actions on entry: Tell Device Policy Manager to turn on Actions on entry: Start VCONNOnTimer Power = Explicit Contract Power = Explicit Contract PD = Connected PD = Connected PS_RDY message DFP VCONN is on received PE_VCS_DFP_Send_PS_Rdy PE_VCS_DFP_Turn_ Off_VCONN Actions on entry: Send PS_RDY message Actions on entry: Tell Device Policy Manager to turn off Power = Explicit Contract Power = Explicit Contract PD = Connected **Hard Reset:** DFP Vconn is off PS_RDY message Consumer/Provider -> PE_SNK_Hard_Reset PE_SRC_Ready or Provider/Consumer -> PE_SNK_Ready PE_SRC_Hard_Reset (DFP)

Figure 8-58 DFP VCONN Swap State Diagram

8.3.3.7.1.1 PE_VCS_DFP_Send_Swap state

The **PE_VCS_DFP_Send_Swap** state is entered from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when the Policy Engine receives a request from the Device Policy Manager to perform a VCONN Swap.

On entry to the **PE_VCS_DFP_Send_Swap** state the Policy Engine shall send a **VCONN_Swap** message and start the **SenderResponseTimer**.

The Policy Engine shall transition to the **PE_VCS_DFP_Wait_for_UFP_VCONN** state when:

- An Accept message is received and
- DFP current has VCONN turned on.

The Policy Engine shall transition to the **PE_VCS_DFP_Turn_On_VCONN** state when:

- An Accept message is received and
- DFP current has VCONN turned off.

The Policy Engine shall transition back to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

- A Reject message is received or
- A Wait message is received or
- The **SenderResponseTimer** times out.

On entry to the **PE_VCS_DFP_Wait_for_UFP_VCONN** state the Policy Engine shall start the **VCONNOnTimer**.

The Policy Engine shall transition to the **PE_VCS_DFP_Turn_Off_VCONN** state when:

A PS_RDY message is received.

The Policy Engine shall transition to either the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state when:

• The *VCONNOnTimer* times out.

On entry to the <u>PE_VCS_DFP_Turn_Off_VCONN</u> state the Policy Engine shall tell the Device Policy Manager to turn off VCONN.

The Policy Engine shall transition back to the either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The DFP's VCONN is off.

On entry to the <u>PE_VCS_DFP_Turn_On_VCONN</u> state the Policy Engine shall tell the Device Policy Manager to turn on VCONN.

The Policy Engine shall transition to the **PE_VCS_DFP_Send_PS_Rdy** state when:

• The DFP's VCONN is on.

On entry to the **PE_VCS_DFP_Send_PS_Rdy** the Policy Engine shall send a **PS_RDY** message.

The Policy Engine shall transition back to the either the PE_SNK_Ready state for a DFP when:

• The **PS_RDY** message has been sent.

Figure 8-59 shows the state operation for an Upstream Facing Port (UFP) on receiving a VCONN Swap request.




Figure 8-59 UFP VCONN Swap State Diagram

8.3.3.7.2.1 PE_VCS_UFP_Evaluate_Swap

The **PE_VCS_UFP_Evaluate_Swap** state is entered from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when the Policy Engine receives a **VCONN_Swap** message.

On entry to the **PE_VCS_UFP_Evaluate_Swap** state the Policy Engine shall request the Device Policy Manager for an evaluation of the VCONN Swap request.

The Policy Engine shall transition to the **PE_VCS_UFP_Accept_Swap** state when:

The Device Policy Manager indicates that a VCONN Swap is ok.

The Policy Engine shall transition to the *PE_VCS_UFP_Reject_Swap* state when:

- The Device Policy Manager indicates that a VCONN Swap is ok or
- The Device Policy Manager indicates that a VCONN Swap cannot be done at this time.

On entry to the **PE_VCS_UFP_Accept_Swap** state the Policy Engine shall send an **Accept** message.

The Policy Engine shall transition to the **PE_VCS_UFP_Wait_for_DFP_VCONN** state when:

- The Accept message has been sent and
- The UFP's VCONN is on.

The Policy Engine shall transition to the **PE_VCS_UFP_Turn_On_VCONN** state when:

- The Accept message has been sent and
- The UFP's VCONN is off.

On entry to the *PE_VCS_UFP_Reject_Swap* state the Policy Engine shall request the Protocol Layer to send:

- A *Reject* message if the device is unable to perform a VCONN Swap at this time.
- A *Wait* message if further evaluation of the VCONN Swap request is required. Note: in this case it is expected that the DFP will send a *VCONN_Swap* message at a later time.

The Policy Engine shall transition back to either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

• The *Reject* or *Wait* message has been sent.

On entry to the **PE VCS_UFP_Wait_for_DFP_VCONN** state the Policy Engine shall start the **VCONNOnTimer**.

The Policy Engine shall transition to the **PE_VCS_UFP_Turn_Off_VCONN** state when:

• A *PS_RDY* message is received.

The Policy Engine shall transition to either the **PE_SRC_Hard_Reset** or **PE_SNK_Hard_Reset** state when:

• The **VCONNOnTimer** times out.

On entry to the **PE_VCS_UFP_Turn_Off_VCONN** state the Policy Engine shall tell the Device Policy Manager to turn off VCONN.

The Policy Engine shall transition back to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

• The UFP's VCONN is off.

On entry to the <u>PE_VCS_UFP_Turn_On_VCONN</u> state the Policy Engine shall tell the Device Policy Manager to turn on VCONN.

The Policy Engine shall transition to the **PE_VCS_UFP_Send_PS_Rdy** state when:

• The UFP's VCONN is on.

On entry to the **PE_VCS_UFP_Send_PS_Rdy** state the Policy Engine shall send a **PS_RDY** message.

The Policy Engine shall transition back to either the PE_SNK_Ready state for a UFP when:

• The *PS_RDY* message has been sent.

8.3.3.8 Structured VDM State Diagrams

The State Diagrams in this section shall apply to all Ports that support structured VDMs.

8.3.3.8.1 UFP VDM State Diagram

Figure 8-60 shows the state operation for an Upstream Facing Port (UFP) on receiving a Structured VDM message.




Figure 8-60 UFP VDM State Diagram

8.3.3.8.1.1 PE_UFP_VDM_Get_Identity state

The Policy Engine transitions to the <u>PE_UFP_VDM_Get_Identity</u> state from either the <u>PE_SRC_Ready</u> or <u>PE_SNK_Ready</u> state for a UFP when:

¹The UFP is required to be in either USB operation or USB Safe State at this point.

• A Structured VDM *Discover Identity* Command request is received from the DFP.

On entry to the **PE_UFP_VDM_Get_Identity** state the UFP shall request identity information from the Device Policy Manager.

The Policy Engine shall transition to the **PE_UFP_VDM_Send_Identity** state when:

• Identity information is received from the Device Policy Manager.

On entry to the **PE_UFP_VDM_Send_Identity** state the UFP shall send the Structured VDM **Discover Identity** ACK Command response.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

• The Structured VDM *Discover Identity* ACK Command response has been sent.

The Policy Engine transitions to the **PE_UFP_VDM_Get_SVIDs** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

A Structured VDM Discover SVIDs Command request is received from the DFP.

On entry to the **PE_UFP_VDM_Get_SVIDs** state the UFP shall request SVIDs information from the Device Policy Manager.

The Policy Engine shall transition to the **PE_UFP_VDM_Send_SVIDs** state when:

• SVIDs information is received from the Device Policy Manager.

On entry to the **PE_UFP_VDM_Send_SVIDs** state the UFP shall send the Structured VDM **Discover SVIDs** ACK Command response.

The Policy Engine shall transition to either the PE_SNK_Ready state for a UFP when:

• The Structured VDM *Discover SVIDs* ACK Command request has been sent.

The Policy Engine transitions to the **PE_UFP_VDM_Get_Modes** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

A Structured VDM Discover Modes Command request is received from the DFP.

On entry to the <code>PE_UFP_VDM_Get_Modes</code> state the UFP shall request Modes information from the Device Policy Manager.

The Policy Engine shall transition to the **PE_UFP_VDM_Send_Modes** state when:

• Modes information is received from the Device Policy Manager.

On entry to the **PE_UFP_VDM_Send_Modes** state the UFP shall send the Structured VDM **Discover Modes** ACK Command response.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

The Structured VDM Discover Modes ACK Command response has been sent.

```
8.3.3.8.1.7 PE UFP VDM Evaluate Mode Entry state
```

The Policy Engine transitions to the **PE_UFP_VDM_Evaluate_Mode_Entry** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

A Structured VDM Enter Mode Command request is received from the DFP.

On Entry to the <u>PE_UFP_VDM_Evaluate_Mode_Entry</u> state the Policy Engine shall request the Device Policy Manager to evaluate the <u>Enter Mode</u> Command request and enter the Mode indicated in the Command request if the request is acceptable.

The Policy Engine shall transition to the **PE_UFP_VDM_Mode_Entry_ACK** state when:

• The Device Policy Manager indicates that the Mode has been entered.

The Policy Engine shall transition to the **PE_UFP_VDM_Mode_Entry_NAK** state when:

• The Device Policy Manager indicates that the Command response to the *Enter Mode* Command request is NAK.

On entry to the **PE_UFP_VDM_Mode_Entry_ACK** state the Policy Engine shall send a Structured VDM **Enter Mode** ACK Command response.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

The Structured VDM Enter Mode ACK Command response has been sent.

On entry to the **PE_UFP_VDM_Mode_Entry_NAK** state the Policy Engine shall send a Structured VDM **Enter Mode** NAK Command response as indicated by the Device Policy Manager.

The Policy Engine shall transition to either the PE_SNK_Ready state for a UFP when:

• The Structured VDM *Enter Mode* NAK Command response has been sent.

The Policy Engine transitions to the **PE_UFP_VDM_Mode_Exit** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a UFP when:

• A Structured VDM *Exit Mode* Command request is received from the DFP.

On entry to the **PE_UFP_VDM_Mode_Exit** state the Policy Engine shall request the Device Policy Manager to exit the Mode indicated in the Command.

The Policy Engine shall transition to the **PE_UFP_VDM_Mode_Exit_ACK** state when:

The indicated Mode has been exited.


On entry to the <u>PE_UFP_VDM_Mode_Exit_ACK</u> state the Policy Engine shall send a Structured VDM <u>Exit Mode</u> ACK Command response.

The Policy Engine shall transition to either the *PE_SRC_Ready* or *PE_SNK_Ready* state for a UFP when:

The Structured VDM Exit Mode ACK Command response has been sent.

Figure 8-68 shows the state diagram for a UFP when sending an Attention Command request.

Figure 8-61 UFP VDM Attention State Diagram



8.3.3.8.2.1 PE_UFP_VDM_Attention_Request

The Policy Engine transitions to the **PE_UFP_VDM_Attention_Request** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

- When the Device Policy Manager requests attention from the DFP.
- On entry to the **PE_UFP_VDM_Attention_Request** state the Policy Engine shall send an **Attention** Command request.


The Policy Engine shall transition to either the *PE_SRC_Ready* or *PE_SNK_Ready* state for a DFP when:

• The Attention Command request has been sent.

8.3.3.8.3 DFP VDM Discover Identity State Diagram

Figure 8-62 shows the state diagram for a DFP when discovering identity.

Figure 8-62 DFP VDM Discover Identity State Diagram



The Policy Engine transitions to the **PE_DFP_VDM_Identity_Request** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager requests the discovery of the identity of the Port Partner or a Cable Plug.

On entry to the **PE_DFP_VDM_Identity_Request** state the Policy Engine shall send a Structured VDM **Discover Identity** Command request and shall start the **VDMResponseTimer**.

The Policy Engine shall transition to the **PE_DFP_VDM_Identity_ACKed** state when:

A Structured VDM Discover Identity ACK Command response is received.

The Policy Engine shall transition to the **PE_DFP_VDM_Identity_NAKed** state when:

- A Structured VDM Discover Identity NAK or BUSY Command response is received or
- The VDMResponseTimer times out.

On entry to the **PE_DFP_VDM_Identity_ACKed** state the Policy Engine shall inform the Device Policy Manager of the Identity information.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

The Device Policy Manager has been informed.

On entry to the **PE_DFP_VDM_Identity_NAKed** state the Policy Engine shall inform the Device Policy Manager of the result (NAK, BUSY or timeout).

The Policy Engine shall transition to either the PE_SNK_Ready state for a DFP when:

The Device Policy Manager has been informed.

Figure 8-63 shows the state diagram for a DFP when discovering SVIDs.




Figure 8-63 DFP VDM Discover SVIDs State Diagram

8.3.3.8.4.1 PE_DFP_VDM_SVIDs_Request state

The Policy Engine transitions to the **PE_DFP_VDM_SVIDs_Request** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager requests the discovery of the SVIDs of the Port Partner or a Cable Plug.

On entry to the **PE_DFP_VDM_SVIDs_Request** state the Policy Engine shall send a Structured VDM **Discover SVIDs** Command request and shall start the **VDMResponseTimer**.

The Policy Engine shall transition to the *PE_DFP_VDM_SVIDs_ACKed* state when:

A Structured VDM *Discover SVIDs* ACK Command response is received.

The Policy Engine shall transition to the **PE_DFP_VDM_SVIDs_NAKed** state when:

- A Structured VDM Discover SVIDs NAK or BUSY Command response is received or
- The **VDMResponseTimer** times out.

On entry to the <u>PE_DFP_VDM_SVIDs_ACKed</u> state the Policy Engine shall inform the Device Policy Manager of the SVIDs information.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

The Device Policy Manager has been informed.

On entry to the **PE_DFP_VDM_SVIDs_NAKed** state the Policy Engine shall inform the Device Policy Manager of the result (NAK, BUSY or timeout).

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager has been informed.

8.3.3.8.5 DFP VDM Discover Modes State Diagram

Figure 8-64 shows the state diagram for a DFP when discovering Modes.

PE_DFP_VDM_Modes_ACKed PE_DFP_VDM_Modes_NAKed Actions on entry: Inform DPM of Modes Actions on entry: Inform DPM of result Power = Explicit Contract Power = Explicit Contract PD = Connected PD = Connected DPM informed Discover Modes ACK Discover Modes NAK/BUSY | received VDMResponseTimer Timeout PE_DFP_VDM_Modes_Request Actions on entry: DPM informed Send Discover Modes request Start VDMResponseTimer Power = Explicit Contract DPM requests Modes discovery PE_SRC_Ready or PE_SNK_Ready (DFP)

Figure 8-64 DFP VDM Discover Modes State Diagram

8.3.3.8.5.1 PE_DFP_VDM_Modes_Request state

The Policy Engine transitions to the **PE_DFP_VDM_Modes_Request** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager requests the discovery of the Modes of the Port Partner or a Cable Plug.

On entry to the **PE_DFP_VDM_Modes_Request** state the Policy Engine shall send a Structured VDM **Discover Modes** Command request and shall start the **VDMResponseTimer**.

The Policy Engine shall transition to the **PE_DFP_VDM_Modes_ACKed** state when:

• A Structured VDM *Discover Modes* ACK Command response is received.

The Policy Engine shall transition to the **PE_DFP_VDM_Modes_NAKed** state when:

- A Structured VDM Discover Modes NAK or BUSY Command response is received or
- The VDMResponseTimer times out.

On entry to the **PE_DFP_VDM_Modes_ACKed** state the Policy Engine shall inform the Device Policy Manager of the Modes information.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

The Device Policy Manager has been informed.

8.3.3.8.5.3 PE_DFP_VDM_Modes_NAKed state

On entry to the **PE_DFP_VDM_Modes_NAKed** state the Policy Engine shall inform the Device Policy Manager of the result (NAK, BUSY or timeout).


The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

The Device Policy Manager has been informed.

8.3.3.8.6 DFP VDM Mode Entry State Diagram

Figure 8-65 shows the state operation for a DFP when entering a Mode.

Figure 8-65 DFP VDM Mode Entry State Diagram



¹ The Device Policy Manager is required to have place the system into USB Safe State before issuing this request when entering Modal operation.

8.3.3.8.6.1 PE DFP VDM Mode Entry Request state

The Policy Engine transitions to the **PE_DFP_VDM_Mode_Entry_Request** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager requests that the Port Partner or a Cable Plug enter a Mode.

On entry to the <u>PE_DFP_VDM_Mode_Entry_Request</u> state the Policy Engine shall send a Structured VDM <u>Enter Mode</u> Command request and shall start the <u>VDMModeEntryTimer</u>.

The Policy Engine shall transition to the **PE_DFP_VDM_Mode_Entry_ACKed** state when:

A Structured VDM Enter Mode ACK Command response is received.

The Policy Engine shall transition to the **PE_DFP_VDM_Mode_Entry_NAKed** state when:

- A Structured VDM Enter Mode NAK or BUSY Command response is received or
- The **VDMModeEntryTimer** times out.

² The Device Policy Manager is required to return the system to USB operation if not in Modal operation at this point.

8.3.3.8.6.2 PE_DFP_VDM_Mode_Entry_ACKed state

On entry to the <u>PE_DFP_VDM_Mode_Entry_ACKed</u> state the Policy Engine shall request the Device Policy Manager to enter the Mode.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

The Device Policy Manager has been informed.

On entry to the **PE_DFP_VDM_Mode_Entry_NAKed** state the Policy Engine shall inform the Device Policy Manager of the result (NAK, BUSY or timeout).


The Policy Engine shall transition to either the *PE_SRC_Ready* or *PE_SNK_Ready* state for a DFP when:

• The Device Policy Manager has been informed.

8.3.3.8.7 DFP VDM Mode Exit State Diagram

Figure 8-66 shows the state diagram for a DFP when exiting a Mode.

Figure 8-66 DFP VDM Mode Exit State Diagram



 $^{^{1}}$ The Device Policy Manager is required to return the system to USB operation at this point when exiting Modal Operation.

8.3.3.8.7.1 PE DFP VDM Mode Exit Request state

The Policy Engine transitions to the **PE_DFP_VDM_Mode_Exit_Request** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager requests that the Port Partner or a Cable Plug exit a Mode.

On entry to the **PE_DFP_VDM_Mode_Exit_Request** state the Policy Engine shall send a Structured VDM **Exit Mode** Command request and shall start the **VDMModeExitTimer**.

The Policy Engine shall transition to the **PE_DFP_VDM_Mode_Exit_ACKed** state when:

• A Structured VDM *Exit Mode* ACK Command response is received.

The Policy Engine shall transition to either the **PE_SRC_Hard_Reset** or **PE_PC_SNK_Hard_Reset** state for a DFP when:

- A Structured VDM Exit Mode NAK or BUSY Command response is received or
- The **VDMModeExitTimer** times out.

On Exit to the *PE_DFP_VDM_Mode_Exit_ACKed* state the Policy Engine shall request the Device Policy Manager to exit the Mode.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager has been informed.

8.3.3.8.8 Source Startup VDM Discover Identity Diagram

Figure 8-67 shows the state diagram for Source discovery of identity information during the startup sequence.




Figure 8-67 Source Startup VDM Discover Identity Diagram

8.3.3.8.8.1 PE SRC VDM Identity Request state

The Policy Engine transitions to the **PE_SRC_VDM_Identity_Request** state from the **PE_SRC_Startup** state when:

• The Device Policy Manager requests the discovery of the identity of the Port Partner or a Cable Plug.

On entry to the **PE_SRC_VDM_Identity_Request** state the Policy Engine shall send a Structured VDM **Discover Identity** Command request and shall start the **VDMResponseTimer**.

The Policy Engine shall transition to the **PE_SRC_VDM_Identity_ACKed** state when:

A Structured VDM Discover Identity ACK Command response is received.

The Policy Engine shall transition to the **PE_SRC_VDM_Identity_NAKed** state when:

- A Structured VDM *Discover Identity* NAK or BUSY Command response is received or
- The VDMResponseTimer times out.

On entry to the **PE_SRC_VDM_Identity_ACKed** state the Policy Engine shall inform the Device Policy Manager of the Identity information.

The Policy Engine shall transition to the **PE_SRC_Ready** state when:

• The Device Policy Manager has been informed.

On entry to the **PE_SRC_VDM_Identity_NAKed** state the Policy Engine shall inform the Device Policy Manager of the result (NAK, BUSY or timeout).


The Policy Engine shall transition to the *PE_SRC_Ready* state when:

• The Device Policy Manager has been informed.

8.3.3.8.9 DFP VDM Attention State Diagram

Figure 8-68 shows the state diagram for a DFP when receiving an Attention Command request.

Figure 8-68 DFP VDM Attention State Diagram



8.3.3.8.9.1 PE DFP VDM Attention Request

The Policy Engine transitions to the **PE_DFP_VDM_Attention_Request** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• An Attention Command request is received.

On entry to the **PE_DFP_VDM_Attention_Request** state the Policy Engine shall inform the Device Policy Manager of the attention request.

The Policy Engine shall transition to either the **PE_SRC_Ready** or **PE_SNK_Ready** state for a DFP when:

• The Device Policy Manager has been informed.

8.3.3.9 **USB to USB Cable State Diagrams**

The State Diagrams in this section shall apply to all Cable Plugs that support Structured VDMs.

8.3.3.9.1 General Cable VDM State Diagram

Figure 8-69 shows the general state diagram for a Cable Plug in response to Discover and Mode related requests.




Figure 8-69 General Cable VDM State Diagram

¹ The Cable is required to be in USB operation or USB Safe State at this point.

The **PE_CBL_Ready** state is the normal operational state for a Cable Plug and where it starts after power up or a Hard/Cable Reset.

The Policy Engine transitions to the **PE_CBL_Get_Identity** state from the **PE_CBL_Ready** state when:

A Structured VDM Discover Identity Command request is received from the DFP.

On entry to the **PE_CBL_Get_Identity** state the Cable shall request identity information from the Device Policy Manager.

The Policy Engine shall transition to the **PE_CBL_Send_Identity** state when:

• Identity information is received from the Device Policy Manager.

On entry to the **PE_CBL_Send_Identity** state the Cable shall send the Structured VDM **Discover Identity** ACK Command response.

The Policy Engine shall transition to the *PE_CBL_Ready* state when:

• The Structured VDM *Discover Identity* ACK Command response has been sent.

The Policy Engine transitions to the **PE_CBL_Get_SVIDs** state from the **PE_CBL_Ready** state when:

• A Structured VDM *Discover SVIDs* Command request is received from the DFP.

On entry to the **PE_CBL_Get_SVIDs** state the Cable shall request SVIDs information from the Device Policy Manager.

The Policy Engine shall transition to the **PE_CBL_Send_SVIDs** state when:

• SVIDs information is received from the Device Policy Manager.

On entry to the **PE_CBL_Send_SVIDs** state the Cable shall send the Structured VDM **Discover SVIDs** ACK Command response.

The Policy Engine shall transition to the *PE_CBL_Ready* state when:

• The Structured VDM *Discover SVIDs* ACK Command response has been sent.

The Policy Engine transitions to the **PE_CBL_Get_Modes** state from the **PE_CBL_Ready** state when:

• A Structured VDM *Discover Modes* Command request is received from the DFP.

On entry to the **PE_CBL_Get_Modes** state the Cable shall request Modes information from the Device Policy Manager.

The Policy Engine shall transition to the **PE_CBL_Send_Modes** state when:

• Modes information is received from the Device Policy Manager.

On entry to the **PE_CBL_Send_Modes** state the Cable shall send the Structured VDM **Discover Modes** ACK Command response.

The Policy Engine shall transition to the **PE_CBL_Ready** state when:

The Structured VDM Discover Modes ACK Command response has been sent.

The Policy Engine transitions to the **PE_CBL_Evaluate_Mode_Entry** state from the **PE_CBL_Ready** state when:

A Structured VDM *Enter Mode* Command request is received from the DFP.

On Entry to the <u>PE_CBL_Evaluate_Mode_Entry</u> state the Policy Engine shall request the Device Policy Manager to evaluate the <u>Enter Mode</u> Command request and enter the Mode indicated in the Command request if the request is acceptable.

The Policy Engine shall transition to the **PE_CBL_Mode_Entry_ACK** state when:

• The Device Policy Manager indicates that the Mode has been entered.

The Policy Engine shall transition to the **PE_CBL_Mode_Entry_NAK** state when:

The Device Policy Manager indicates that the response to the Mode request is NAK.

On entry to the **PE_CBL_Mode_Entry_ACK** state the Policy Engine shall send a Structured VDM **Enter Mode** ACK Command response.

The Policy Engine shall transition to the *PE_CBL_Ready* state when:

The Structured VDM Enter Mode ACK Command response has been sent.

On entry to the **PE_CBL_Mode_Entry_NAK** state the Policy Engine shall send a Structured VDM **Enter Mode** NAK Command response as indicated by the Device Policy Manager.

The Policy Engine shall transition to the **PE_CBL_Ready** state when:

The Structured VDM Enter Mode NAK Command response has been sent.

The Policy Engine transitions to the **PE_CBL_Mode_Exit** state from the **PE_CBL_Ready** state when:

• A Structured VDM *Exit Mode* Command request is received from the DFP.

On entry to the <u>PE_CBL_Mode_Exit</u> state the Policy Engine shall request the Device Policy Manager to exit the Mode indicated in the Command.

The Policy Engine shall transition to the **PE_CBL_Mode_Exit_ACK** state when:

• The indicated Mode has been exited.


On entry to the **PE_CBL_Mode_Exit_ACK** state the Policy Engine shall send a Structured VDM **Exit Mode** ACK Command response.

The Policy Engine shall transition to the **PE_CBL_Ready** state when:

• The Structured VDM *Exit Mode* ACK Command response has been sent.

Figure 8-70 shows the Cable Plug state diagram on reception of a *Soft Reset* message.

Figure 8-70 Cable Soft Reset State Diagram



8.3.3.9.2.1 PE_CBL_Soft_Reset state

The **PE_CBL_Soft_Reset** state shall be entered from any state when a Reset message is received from the Protocol Layer.

On entry to the **PE_CBL_Soft_Reset** state the Policy Engine shall reset the Protocol Layer in the Cable Plug and shall then request the Protocol Layer to send an **Accept** message.

The Policy Engine shall transition to the *PE_CBL_Ready* state when:

The Accept message has been sent.


The Policy Engine shall transition to the **PE_CBL_Hard_Reset** state when:

The Protocol Layer indicates that a transmission error has occurred.

8.3.3.9.3 Cable Hard Reset State Diagram

Figure 8-71 shows the Cable Plug state diagram for a Hard Reset or Cable Reset.

Figure 8-71 Cable Hard Reset State Diagram



8.3.3.9.3.1 PE_CBL_Hard_Reset state

The **PE_CBL_Hard_Reset** state shall be entered from any state when either **Hard Reset** signaling or **Cable Reset** signaling is detected.

On entry to the **PE_CBL_Hard_Reset** state the Policy Engine shall reset the Cable Plug (equivalent to a power cycle).

The Policy Engine shall transition to the *PE_CBL_Ready* state when:

• The Cable Plug reset is complete.

8.3.3.10 **BIST State diagrams**

8.3.3.10.1 BIST Receive Mode State Diagram

Figure 8-72 shows the state diagram required by a UUT, which can be either a Source or Sink, when operating in BIST Receive Mode. Transitions to **PE_BIST_Receive_Mode** state shall be from either the **PE_SRC_Ready** or **PE_SNK_Ready** state.




Figure 8-72 BIST Receive Mode State Diagram

8.3.3.10.1.1 PE_BIST_Receive_Mode state

The Source or Sink shall enter the **PE_BIST_Receive_Mode** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

A BIST message is received with a BIST Receiver Mode data object and V_{BUS} is at vSafe5V.

On entry to the **PE_BIST_Receive_Mode** state the Policy Engine shall tell the Protocol Layer to go to BIST Receive Mode.

The Policy Engine shall transition to the **PE_BIST_Frame_Received** state when:

• A Test Frame is received.

Hard Reset signaling is received.

On entry to the **PE_BIST_Frame_Received** state the Policy Engine shall consume a BIST Transmit Test Frame if one has been received.

The Policy Engine shall transition back to the **PE_BIST_Frame_Received** state when:

The BIST Receive Test Frame has been received.

The Policy Engine shall transition to either the **PE_SRC_Transition_to_default** state or **PE_SNK_Transition_to_default** state (as appropriate) when:

• *Hard Reset* signaling is received.

8.3.3.10.2 BIST Transmit Mode State Diagram

Figure 8-73 shows the state diagram required by a UUT that can be either a Source or Sink, when operating in BIST Transmit Mode. Transitions to PE_BIST_Transmit_Mode state shall be from either the PE_SNC_Ready or PE_SNK_Ready state.




Figure 8-73 BIST Transmit Mode State Diagram

8.3.3.10.2.1 PE_BIST_Transmit_Mode state

The Source or Sink shall enter the **PE_BIST_Transmit_Mode** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

A BIST message is received with a BIST Transmit Mode data object and V_{BUS} is at vSafe5V.

On entry to the **PE_BIST_Transmit_Mode** state the Policy Engine shall tell the Protocol Layer to go to BIST Transmit Mode.

The Policy Engine shall transition to the **PE_BIST_Send_Frame** state when:

• The Protocol Layer is in BIST Transmit Mode.

Hard Reset signaling is received.

8.3.3.10.2.2 PE BIST Send Frame state

On entry to the **PE_BIST_Send_Frame** state the Policy Engine shall tell the Protocol Layer to send the next BIST Transmit Test Frame in the PRBS sequence.

The Policy Engine shall transition back to the **PE_BIST_Send_Frame** state when:

• The BIST Transmit Test Frame has been sent (a **BIST** message with a **BISTErrorCounter** data object has been received).

The Policy Engine shall transition to either the **PE_SRC_Transition_to_default** state or **PE_SNK_Transition_to_default** state (as appropriate) when:

Hard Reset signaling is received.

8.3.3.10.3 BIST Carrier Mode and Eye Pattern State Diagram

Figure 8-74 shows the state diagram required by a UUT, which can be either a Source or Sink, when operating in *BIST Eye Pattern*, *BIST Carrier Mode 0*, *BIST Carrier Mode 1*, *BIST Carrier Mode 2* or *BIST Carrier Mode 3*. Transitions to any of the Test Mode states shall be from either the *PE_SRC_Ready* or *PE_SNK_Ready* state.




Figure 8-74 BIST Carrier Mode and Eye Pattern State Diagram

8.3.3.10.3.1 BIST Eye Pattern

The Source or Sink shall enter the **PE_BIST_Eye_Pattern_Mode** state from either the **PE_SRC_Ready** or **PE_SNK_Ready** state when:

- A BIST message is received with a BIST Eye Pattern data object and
- V_{BUS} is at vSafe5V.

On entry to the **PE_BIST_Eye_Pattern_Mode** state the Policy Engine shall tell the Protocol Layer to go to BIST Eye Pattern Test Mode.

There is an operator reset of the UUT.

8.3.3.10.3.2 BIST Carrier Mode 0

The Source or Sink shall enter the <u>PE_BIST_Carrier_Mode_0</u> state from either the <u>PE_SRC_Ready</u> or <u>PE_SNK_Ready</u> state when:

- A BIST message is received with a BIST Carrier Mode 0 data object and
- V_{BUS} is at *vSafe5V*.

On entry to the **PE_BIST_Carrier_Mode_0** state the Policy Engine shall tell the Protocol Layer to go to BIST Carrier Purity Mode 0.

The Policy Engine shall transition to either the **PE_SRC_Transition_to_default** state or **PE_SNK_Transition_to_default** state (as appropriate) when:

• There is an operator reset of the UUT.

8.3.3.10.3.3 BIST Carrier Mode 1

The Source or Sink shall enter the <u>PE_BIST_Carrier_Mode_1</u> state from either the <u>PE_SRC_Ready</u> or <u>PE_SNK_Ready</u> state when:

- A BIST message is received with a BIST Carrier Mode 1 data object and
- V_{BUS} is at *vSafe5V*.

On entry to the **PE_BIST_Carrier_Mode_1** state the Policy Engine shall tell the Protocol Layer to go to BIST Carrier Purity Mode 1.

The Policy Engine shall transition to either the **PE_SRC_Transition_to_default** state or **PE_SNK_Transition_to_default** state (as appropriate) when:

• There is an operator reset of the UUT.

8.3.3.10.3.4 BIST Carrier Mode 2

The Source or Sink shall enter the <u>PE_BIST_Carrier_Mode_2</u> state from either the <u>PE_SRC_Ready</u> or <u>PE_SNK_Ready</u> state when:

- A BIST message is received with a BIST Carrier Mode 2 data object and
- V_{BUS} is at vSafe5V.

On entry to the *PE_BIST_Carrier_Mode_2* state the Policy Engine shall tell the Protocol Layer to go to BIST Carrier Purity Mode 2.

The Policy Engine shall transition to either the **PE_SRC_Transition_to_default** state or **PE_SNK_Transition_to_default** state (as appropriate) when:

There is an operator reset of the UUT.

8.3.3.10.3.5 BIST Carrier Mode 3

The Source or Sink shall enter the <u>PE_BIST_Carrier_Mode_3</u> state from either the <u>PE_SRC_Ready</u> or <u>PE_SNK_Ready</u> state when:

- A BIST message is received with a BIST Carrier Mode 3 data object and
- V_{BUS} is at vSafe5V.

On entry to the **PE_BIST_Carrier_Mode_3** state the Policy Engine shall tell the Protocol Layer to go to BIST Carrier Mode 3.

• There is an operator reset of the UUT.

8.3.3.11 Type-C Referenced States

This section contains states cross-referenced from the [USBType-C1.0] specification.

8.3.3.11.1 ErrorRecovery state

The *ErrorRecovery* state is used to electronically disconnect Port Partners using the Type-C connector. The *ErrorRecovery* state shall be entered when there are errors on Type-C Ports which cannot be recovered by Hard Reset.

On entry to the *ErrorRecovery* state the Contract and PD Connection shall be ended.

On exit from the *ErrorRecovery* state a new Explicit Contract should be established once the Port Partners have reconnected over the CC wire.

8.3.3.12 **Policy Engine States**

Table 8-34 lists the states used by the various state machines.

Table 8-34 Policy Engine States

State name	Section
Source Port	
PE_SRC_Startup	8.3.3.2.1
PE_SRC_Discovery	8.3.3.2.2
PE_SRC_Send_Capabilities	8.3.3.2.3
PE_SRC_Negotiate_Capability	8.3.3.2.4
PE_SRC_Transition_Supply	8.3.3.2.5
PE_SRC_Ready	8.3.3.2.6
PE_SRC_Disabled	8.3.3.2.7
PE_SRC_Capability_Response	8.3.3.2.8
PE_SRC_Hard_Reset	8.3.3.2.9
PE_SRC_Transition_to_default	8.3.3.2.10
PE_SRC_Give_Source_Cap	8.3.3.2.11
PE_SRC_Get_Sink_Cap	8.3.3.2.12
Sink Port	
PE_SNK_Startup	8.3.3.3.1
PE_SNK_Discovery	8.3.3.3.2
PE_SNK_Wait_for_Capabilities	8.3.3.3.3
PE_SNK_Evaluate_Capability	8.3.3.4
PE_SNK_Select_Capability	8.3.3.5
PE_SNK_Transition_Sink	8.3.3.3.6
PE_SNK_Ready	8.3.3.3.7
PE_SNK_Hard_Reset	8.3.3.3.8

State name	Section							
PE_SNK_Transition_to_default	8.3.3.3.9							
PE_SNK_Give_Sink_Cap	8.3.3.3.10							
PE_SNK_Get_Source_Cap	8.3.3.3.11							
Source Port Soft Reset								
PE_SRC_Send_Soft_Reset	8.3.3.4.1.1							
PE_SRC_Soft_Reset	8.3.3.4.1.2							
Sink Port Soft Reset								
PE_SNK_Send_Soft_Reset	8.3.3.4.2.1							
PE_SNK_Soft_Reset	8.3.3.4.2.2							
Source Port Ping	•							
PE_SRC_Ping	8.3.3.5.1							
Type-A/B Dual-Role (initially Source Port) Ping								
PE_PRS_SRC_SNK_Ping	8.3.3.6.1.1.1							
Type-A/B Dual-Role (initially Sink Port) Ping	•							
PE_PRS_SNK_SRC_Ping	8.3.3.6.1.2.1							
Type-A/B Hard Reset of P/C in Sink Role								
PE_PC_SNK_Hard_Reset	8.3.3.6.1.3.1							
PE_PC_SNK_Swap_Recovery	8.3.3.6.1.3.2							
Type-A/B Hard Reset of C/P in Source Role								
PE_CP_SRC_Hard_Reset	8.3.3.6.1.4.1							
PE_CP_SRC_Transition_to_off	8.3.3.6.1.4.2							
Type-A/B C/P Dead Battery/Power Loss								
PE_DB_CP_Check_for_VBUS	8.3.3.6.1.5.1							
PE_DB_CP_Power_VBUS_DB	8.3.3.6.1.5.2							
PE_DB_CP_Wait_For_Bit_Stream	8.3.3.6.1.5.3							
PE_DB_CP_Power_VBUS_5V	8.3.3.6.1.5.4							
PE_DB_CP_Wait_Bit_Stream_Stop	8.3.3.6.1.5.5							
PE_DB_CP_Unpower_VBUS	8.3.3.6.1.5.6							
PE_DB_CP_PS_Discharge	8.3.3.6.1.5.7							
Type-A/B P/C Dead Battery/Power Loss								
PE_DB_PC_Unpowered	8.3.3.6.1.6.1							
PE_DB_PC_Check_Power	8.3.3.6.1.6.2							
PE_DB_PC_Send_Bit_Stream	8.3.3.6.1.6.3							
PE_DB_PC_Wait_to_Detect	8.3.3.6.1.6.4							
PE_DB_PC_Wait_to_Start	8.3.3.6.1.6.5							

State name	Section						
Type-C DFP to UFP Data Role Swap							
PE_DRS_DFP_UFP_Evaluate_DR_Swap	8.3.3.6.2.1.2						
PE_DRS_DFP_UFP_Accept_DR_Swap	8.3.3.6.2.1.3						
PE_DRS_DFP_UFP_Change_to_UFP	8.3.3.6.2.1.4						
PE_DRS_DFP_UFP_Send_DR_Swap	8.3.3.6.2.1.5						
PE_DRS_DFP_UFP_Reject_DR_Swap	8.3.3.6.2.1.6						
Type-C UFP to DFP Data Role Swap							
PE_DRS_UFP_DFP_Evaluate_DR_Swap	8.3.3.6.2.2.2						
PE_DRS_UFP_DFP_Accept_DR_Swap	8.3.3.6.2.2.3						
PE_DRS_UFP_DFP_Change_to_DFP	8.3.3.6.2.2.4						
PE_DRS_UFP_DFP_Send_DR_Swap	8.3.3.6.2.2.5						
PE_DRS_UFP_DFP_Reject_DR_Swap	8.3.3.6.2.2.6						
Source to Sink Power Role Swap							
PE_PRS_SRC_SNK_Evaluate_PR_Swap	8.3.3.6.3.1.2						
PE_PRS_SRC_SNK_Accept_PR_Swap	8.3.3.6.3.1.3						
PE_PRS_SRC_SNK_Transition_to_off	8.3.3.6.3.1.4						
PE_PRS_SRC_SNK_Assert_Rd	8.3.3.6.3.1.5						
PE_PRS_SRC_SNK_Source_off	8.3.3.6.3.1.6						
PE_PRS_SRC_SNK_Send_PR_Swap	8.3.3.6.3.1.7						
PE_PRS_SRC_SNK_Reject_PR_Swap	8.3.3.6.3.1.8						
Sink to Source Power Role Swap							
PE_PRS_SNK_SRC_Evaluate_PR_Swap	8.3.3.6.3.2.2						
PE_PRS_SNK_SRC_Accept_PR_Swap	8.3.3.6.3.2.3						
PE_PRS_SNK_SRC_Transition_to_off	8.3.3.6.3.2.4						
PE_PRS_SNK_SRC_Assert_Rp							
PE_PRS_SNK_SRC_Source_on	8.3.3.6.3.2.5						
PE_PRS_SNK_SRC_Send_PR_Swap	8.3.3.6.3.2.7						
PE_PRS_SNK_SRC_Reject_PR_Swap	8.3.3.6.3.2.8						
Dual-Role Source Port Get Source Capabilities							
PE_DR_SRC_Get_Source_Cap	8.3.3.6.3.3.1						
Dual-Role Source Port Give Sink Capabilities							
PE_DR_SRC_Give_Sink_Cap	8.3.3.6.3.4.1						
Dual-Role Sink Port Get Sink Capabilities							
PE_DR_SNK_Get_Sink_Cap	8.3.3.6.3.5.1						
Dual-Role Sink Port Give Source Capabilities							
PE_DR_SNK_Give_Source_Cap	8.3.3.6.3.6.1						

State name	Section		
Type-C DFP Vconn Swap			
PE_VCS_DFP_Send_Swap	8.3.3.7.1.1		
PE_VCS_DFP_Wait_for_UFP_VCONN	8.3.3.7.1.2		
PE_VCS_DFP_Turn_Off_VCONN	8.3.3.7.1.3		
PE_VCS_DFP_Turn_On_VCONN	8.3.3.7.1.4		
PE_VCS_DFP_Send_PS_Rdy	8.3.3.7.1.5		
Type-C UFP Vconn Swap			
PE_VCS_UFP_Evaluate_Swap	8.3.3.7.2.1		
PE_VCS_UFP_Accept_Swap	8.3.3.7.2.2		
PE_VCS_UFP_Reject_Swap	8.3.3.7.2.3		
PE_VCS_UFP_Wait_for_DFP_VCONN	8.3.3.7.2.4		
PE_VCS_UFP_Turn_Off_VCONN	8.3.3.7.2.5		
PE_VCS_UFP_Turn_On_VCONN	8.3.3.7.2.6		
PE_VCS_UFP_Send_PS_Rdy	8.3.3.7.2.7		
UFP VDM	•		
PE_UFP_VDM_Get_Identity	8.3.3.8.1.1		
PE_UFP_VDM_Send_Identity	8.3.3.8.1.2		
PE_UFP_VDM_Get_SVIDs	8.3.3.8.1.3		
PE_UFP_VDM_Send_SVIDs	8.3.3.8.1.4		
PE_UFP_VDM_Get_Modes	8.3.3.8.1.5		
PE_UFP_VDM_Send_Modes	8.3.3.8.1.6		
PE_UFP_VDM_Evaluate_Mode_Entry	8.3.3.8.1.7		
PE_UFP_VDM_Mode_Entry_ACK	8.3.3.8.1.8		
PE_UFP_VDM_Mode_Entry_NAK	8.3.3.8.1.9		
PE_UFP_VDM_Mode_Exit	8.3.3.8.1.9		
PE_UFP_VDM_Mode_Exit_ACK	8.3.3.8.1.11		
UFP VDM Attention	•		
PE_UFP_VDM_Attention_Request	8.3.3.8.2.1		
DFP VDM Discover Identity	•		
PE_DFP_VDM_Identity_Request	8.3.3.8.3.1		
PE_DFP_VDM_Identity_ACKed	8.3.3.8.3.2		
PE_DFP_VDM_Identity_NAKed	8.3.3.8.3.3		
DFP VDM Discover SVIDs			
PE_DFP_VDM_SVIDs_Request	8.3.3.8.4.1		
PE_DFP_VDM_SVIDs_ACKed	8.3.3.8.4.2		
PE_DFP_VDM_SVIDs_NAKed	8.3.3.8.4.3		

State name	Section		
DFP VDM Discover Modes			
PE_DFP_VDM_Modes_Request	8.3.3.8.5.1		
PE_DFP_VDM_Modes_ACKed	8.3.3.8.5.2		
PE_DFP_VDM_Modes_NAKed	8.3.3.8.5.3		
DFP VDM Mode Entry			
PE_DFP_VDM_Mode_Entry_Request	8.3.3.8.6.1		
PE_DFP_VDM_Mode_Entry_ACKed	8.3.3.8.6.2		
PE_DFP_VDM_Mode_Entry_NAKed	8.3.3.8.6.3		
DFP VDM Mode Exit			
PE_DFP_VDM_Mode_Exit_Request	8.3.3.8.7.1		
PE_DFP_VDM_Mode_Exit_ACKed	8.3.3.8.7.2		
Source Startup VDM Discover Identity			
PE_SRC_VDM_Identity_Request	8.3.3.8.8.1		
PE_SRC_VDM_Identity_ACKed	8.3.3.8.8.2		
PE_SRC_VDM_Identity_NAKed	8.3.3.8.8.3		
DFP VDM Attention			
PE_DFP_VDM_Attention_Request	8.3.3.8.9.1		
USB to USB Cable			
PE_CBL_Ready	8.3.3.9.1.1		
PE_CBL_Get_Identity	8.3.3.9.1.2		
PE_CBL_Send_Identity	8.3.3.9.1.3		
PE_CBL_Get_SVIDs	8.3.3.9.1.4		
PE_CBL_Send_SVIDs	8.3.3.9.1.5		
PE_CBL_Get_Modes	8.3.3.9.1.6		
PE_CBL_Send_Modes	8.3.3.9.1.7		
PE_CBL_Evaluate_Mode_Entry	8.3.3.9.1.8		
PE_CBL_Mode_Entry_ACK	8.3.3.9.1.9		
PE_CBL_Mode_Entry_NAK	8.3.3.9.1.10		
PE_CBL_Mode_Exit	8.3.3.9.1.11		
PE_CBL_Mode_Exit_ACK	8.3.3.9.1.12		
Cable Soft Reset			
PE_CBL_Soft_Reset	8.3.3.9.2.1		
Cable Hard Reset			
PE_CBL_Hard_Reset	8.3.3.9.3.1		
BIST Receive Mode			
PE_BIST_Receive_Mode	8.3.3.10.1.1		

State name	Section					
PE_BIST_Frame_Received	8.3.3.10.1.2					
BIST Transmit Mode						
PE_BIST_Transmit_Mode	8.3.3.10.2.1					
PE_BIST_Send_Frame	8.3.3.10.2.2					
BIST Carrier Mode and Eye Pattern						
PE_BIST_Eye_Pattern_Mode	8.3.3.10.3.1					
PE_BIST_Carrier_Mode_0	8.3.3.10.3.2					
PE_BIST_Carrier_Mode_1	8.3.3.10.3.3					
PE_BIST_Carrier_Mode_2	8.3.3.10.3.4					
PE_BIST_Carrier_Mode_3	8.3.3.10.3.5					
Type-C referenced states						
ErrorRecovery	8.3.3.11.1					

9. System Policy

9.1 Overview

This chapter describes the requirements of the USB Power Delivery Specification's System Policy and Status mechanisms for devices with data connections (e.g. D+/D- and or SSTx+/- and SSRx+/-). The Policies themselves are not described here; these are left to the implementers of the relevant products and systems to define. The aim of these mechanisms is to support a System USB Power Delivery Policy Manager (SPM) which:

- Provides feedback of system power status to the end user as and when appropriate
- Provides co-ordination of system power resources based on a system wide policy when enabled
- Exposes relevant policy settings to the end user
- Allows a device to report its capabilities in relation to the power it draws

All PD Capable USB (PDUSB) Devices shall report themselves as self-powered devices (over USB) when plugged into a PD capable Port even if they are entirely powered from V_{BUS} . However, there are some differences between PD and [USB2.0] / [USB3.1]; for example, the presence of V_{BUS} alone does not mean that the device (Consumer) moves from the USB Attached state to the USB Powered state. Similarly the removal of V_{BUS} alone does not move the device (Consumer) from any of the USB states to the Attached state. See Section 9.1.2 for details.

PDUSB Devices shall follow the PD requirements when it comes to suspend (see Section 6.4.1.2.3.2), configured, and operational power. The PD requirements when the device is configured or operational are defined in this section (see Table 9-4). Note that the power requirements reported in the PD Consumer Port descriptor of the device shall override the power draw reported in the *bMaxPower* field in the configuration descriptor. A PDUSB Device shall report zero in the *bMaxPower* field after successfully negotiating a mutually agreeable Contract and shall disconnect and re-enumerate when it switches operation back to operating in standard [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2]. When operating in [USB2.0], [USB3.1], [USBType-C1.0] or [BC1.2] mode it shall report its power draw via the *bMaxPower* field.

As shown in Figure 9-1, each Provider and Consumer will have their own Local Policies which operate between directly connected ports. An example of a typical PD system is shown in Figure 9-1. This example consists of a Provider, Consumer/Providers and Consumers connected together in a tree topology. Between directly connected devices there is both a flow of Power and also Communication consisting of both Status and Control information.

Figure 9-1 Example PD Topology





Figure 9-2 shows how this same topology can be mapped to USB. In a USB based system, policy is managed by the host and communication of system level policy information is via standard USB data line communication. This is a separate mechanism to the USB Power Delivery V_{BUS} protocol which is used to manage Local Policy. When USB data line communication is used, status information and control requests are passed directly between the System Policy Manager (SPM) on the host and the Provider or Consumer.

Status information comes from a Provider or Consumer to the SPM so it can better manage the resources on the host and provide feedback to the end user. Control information comes from the SPM to the Provider or Consumer allowing the SPM to manage resources at a system level and expose relevant settings to the end user.

Real systems will be a mixture of devices which in terms of power management support may have implemented PD, *[USB2.0]*, *[USB3.1]*, *[USBType-C1.0]* or *[BC1.2]* or they may even just be non-compliant Power Sucking Devices. The level of communication of system status to the SPM will therefore not necessarily be comprehensive. The aim of the System Policies and Status mechanisms is to provide a mechanism whereby each connected entity in the system provides as much information as possible on the status of itself and, in the case of hubs, its downstream ports. This will enable the PM to build up as comprehensive a picture of the system as possible.

Figure 9-2 Mapping of PD Topology to USB



Information which will be communicated to the SPM is as follows:

- Versions of Type-C Current, PD and BC supported
- Capabilities of each Provider/Consumer including a per Port summary for Providers
- Current operational state of each Port e.g. Standard, Type-C Current, BC, PD and negotiated power level
- Status of AC or Battery Power for each PDUSB Device in the system

The SPM can negotiate with Providers or Consumers in the system in order to request a different Local Policy, or to request the amount of power to be delivered by the Provider to the Consumer. Any change in Local Policy could trigger a renegotiation of the Contract, using USB Power Delivery protocols, between a directly connected Provider and Consumer. A change in how much power is to be delivered will, for example, cause a renegotiation.

9.1.1 PDUSB Device and Hub Requirements

All PDUSB Devices shall return all relevant descriptors mentioned in this chapter. PDUSB Hubs shall also support a PD notification capability as defined in this chapter. In addition, a PDUSB Hubs shall support the capability to return the PD specific capabilities of a device that is attached to any of its downstream ports. PDUSB Hubs shall support Local Policy Mode and shall report the appropriate status information in response to any status requests from the System Policy Manager when operating in Local Policy Mode. In addition PDUSB Hubs may support Hybrid and/or Intrusive Policy Modes (see Section 9.4.5). Note that in a USB Hub, the notifications are sent over the USB Hub notification endpoint.

9.1.2 Mapping to USB Device States

As mentioned in Section 9.1 a PDUSB Device reports itself as a self-powered device. However, the device shall determine whether or not it is in the USB Attached or USB Powered states as described in Figure 9-3, Figure 9-4 and Figure 9-5. All other USB states of the PDUSB Device shall be as described in Chapter 9 of [USB2.0] and [USB3.1].

Figure 9-3 shows how a PDUSB Device determines when to transition from the USB Attached to the USB Powered state.




Figure 9-3 USB Attached to USB Powered State Transition

Figure 9-4 shows how a PDUSB Device determines when to transition from the USB Powered state to the USB Attached state when the device is a Consumer. A PDUSB Device determines that it is performing a Power Role Swap as described in Sections 8.3.2.7.1.1 and 8.3.2.7.1.2. See Section 7.1.6 for additional information on device behavior during Hard Resets.

Hard Reset Hard Reset and and **Can Operate Can't Operate** Swapping **VBUS** No No **Any USB** USB **Power** State **Present** Attached Roles? Yes Yes Hard Reset and **Bus Powered**

Figure 9-4 Any USB State to USB Attached State Transition (When operating as a Consumer)

Figure 9-5 shows how a PDUSB Device determines when to transition from the USB Powered state to the USB Attached state when the device is a Provider.

Hard
Reset

Lack of PD
comms?

Lack of PD
No

Figure 9-5 Any USB State to USB Attached State Transition (When operating as a Provider)

9.1.3 PD Software Stack

Figure 9-6 gives an example of the software stack on a PD aware OS. In this stack we are using the example of a system with an xHCI based controller. The USB Power Delivery hardware may or may not be a part of the xHC. The software that controls the USB Power Delivery hardware is called the System Policy Manager (SPM) in this specification.

It is expected that the SPM will expose an interface that can be used by an updated hub driver and updated client drivers that wish to interact with PDUSB Hubs and PDUSB Peripherals respectively.




Figure 9-6 Software stack on a PD aware OS


9.1.4 PDUSB Device Enumeration

As described earlier, a PDUSB Device acts as a self-powered device with some caveats with respect to how it transitions from the USB Attached state to USB Powered state. Figure 9-7 gives a high level overview of the enumeration steps involved due to this change. A PDUSB Device will first (Step1) interact with the Power Delivery hardware and the Local Policy manager to determine whether or not it can get sufficient power to enumerate/operate. Note: PD is likely to have established a Contract prior to enumeration. The SPM will be notified (Step 2) of the result of this negotiation between the Power Delivery hardware and the PDUSB Device. It may request changes to the Local Policy manager if it deems it necessary. After successfully negotiating a mutually agreeable Contract the device will signal a connect to the xHC. The standard USB enumeration process (Steps 3, 4 and 5) is then followed to load the appropriate driver for the function(s) that the PDUSB Device exposes.

It is the responsibility of the SPM to ensure that the total amount of power supplied to a PDUSB Device is sufficient to run as many of the functions exposed by the device as software needs to operate at the same time.

Note that the interfaces between the SPM and USB Power Delivery blocks in Figure 9-6 are outside scope of this specification.

Figure 9-7 Enumeration of a PDUSB Device



If a PDUSB Device cannot perform its intended function with the amount of power that it can get from the Port it is connected to then the host system should display a message (on a PD aware OS) about the failure to provide sufficient power to the device. In addition the device shall follow the requirements listed in Section 8.2.5.2.1.

9.2 PD Class Specific Descriptors

A PDUSB Device shall return all relevant descriptors mentioned in this section.

The device shall return its capability descriptors as part of the device's Binary Object Store (BOS) descriptor set. Table 9-1 lists the type of PD device capabilities.

Table 9-1 USB Power Delivery Type Codes

Capability Code	Value	Description
POWER_DELIVERY_CAPABILITY	06H	Defines the various PD Capabilities of this device
BATTERY_INFO_CAPABILITY	07H	Provides information on each battery supported by the device
PD_CONSUMER_PORT_CAPABILITY	08H	The Consumer characteristics of a Port on the device
PD_PROVIDER_PORT_CAPABILITY	09Н	The provider characteristics of a Port on the device

9.2.1 USB Power Delivery Capability Descriptor

Table 9-2 USB Power Delivery Capability Descriptor

Offset	Field	Size	Value	Description	
0	bLength	1	Number	Size of descriptor	
1	bDescriptorType	1	Constant	DEVICE CAPABILITY Descriptor type	
2	bDevCapabilityType	1	Constant	Capability type: POWER_DELIVERY_CAPABILITY	
3	bReserved	1	Reserved	Shall be set to zero.	
4	bmAttributes	4	Bitmap	Bitmap encoding of supported device level features. A value of one in a bit location indicates a feature is supported; a value of zero indicates it is not supported. Encodings are: Bit Description O Reserved. Shall be set to zero. 1 Battery Charging. This bit shall be set to one to indicate this device supports the Battery Charging Specification as per the value reported in the bcdBCVersion field. 2 USB Power Delivery. This bit shall be set to one to indicate this device supports the USB Power Delivery Specification as per the value reported in the bcdPDVersion field. 3 Provider. This bit shall be set to one to indicate this device is capable of providing power. This field is only valid if Bit 2 is set to one. 4 Consumer. This bit shall be set to one to indicate that this device is a consumer of power. This field is only valid if Bit 2 is set to one. 5 This bit shall be set to 1 to indicate that this device supports the feature CHARGING_POLICY feature does not require a BC or PD mechanism to be implemented. 6 USB Type-C Current. This bit shall be set to one to indicate this device supports power capabilities defined in the USB Type-C Specification as per the value reported in the bcdUSBTypeCVersion field	
				7 Reserved. Shall be set to zero.	

Offset	Field	Size	Value	Descrip	tion	
				15:8	following	rSource. At least one of the bits 8, 9 and 14 shall be set to which power sources are d.
					Bit	Description
					8	AC Supply
					9	Battery
					10	Other
					13:11	NumBatteries. This field shall only be valid when the Battery field is set to one and shall be used to report the number of batteries in the device.
					14	Uses V _{BUS}
					15	Reserved and shall be set to zero.
				31:16	Reserved	d and shall be set to zero.
8	bmProviderPorts	2	Bitmap	indicate the Port. (Eith Bit zero re	nat this dev ner BC 1.2, efers to the only valid	g to the Port shall be set to one to ice is capable of providing power on that USB Type-C Current or PD) UFP of the device. Bits one through for hubs and refers to the downstream
10	bmConsumerPorts	2	Bitmap	indicate the that Port. Bit zero re	nat this dev (Either BC efers to the only valid	g to the Port shall be set to one to ice is capable of consuming power on 1.2, USB Type-C Current or PD). UFP of the device. Bits one through for hubs and refers to the downstream
12	bcdBCVersion	2	BCD	Battery Ch	narging Spe cimal (e.g., v	cification Release Number in Binary- V1.20 is 120H). This field shall only be licates that it supports BC in the
14	bcdPDVersion	2	BCD	Coded Dec	imal. This	Specification Release Number in Binary-field shall only be valid if the device orts PD in the <i>bmAttributes</i> field.
16	bcdUSBTypeCVersion	2	BCD	Decimal. T	his field sh	tion Release Number in Binary-Coded all only be valid if the device indicates Type-C in the <i>bmAttributes</i> field.

9.2.2 Battery Info Capability Descriptor

A PDUSB Device shall support this capability descriptor if it reported that one of its power sources was a Battery in the *bmPowerSource* field in its Power Deliver Capability Descriptor. It shall return one Battery Info Descriptor per battery it supports.

Table 9-3 Battery Info Capability Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	Number	Size of descriptor
1	bDescriptorType	1	Constant	DEVICE CAPABILITY Descriptor type
2	bDevCapabilityType	1	Constant	Capability type: BATTERY_INFO_CAPABILITY
3	iBattery	1	Index	Index of string descriptor shall contain the user friendly name for this battery.
4	iSerial	1	Index	Index of string descriptor shall contain the Serial Number String for this battery.
5	iManufacturer	1	Index	Index of string descriptor shall contain the name of the Manufacturer for this battery.
6	bBatteryId	1	Number	Value shall be used to uniquely identify this battery in status messages.
7	bReserved	1	Number	Reserved and shall be set to zero.
8	dwChargedThreshold	4	mWh	Shall contain the Battery Charge value above which this battery is considered to be fully charged but not necessarily "topped off."
12	dwWeakThreshold	4	mWh	Shall contain the minimum charge level of this battery such that above this threshold, a device can be assured of being able to power up successfully (see Battery Charging 1.2).
16	dwBatteryDesignCapacity	4	mWh	Shall contain the design capacity of the battery.
20	dwBatteryLastFullcharge Capacity	4	mWh	Shall contain the maximum capacity of the battery when fully charged.

9.2.3 PD Consumer Port Capability Descriptor

A PDUSB Device shall support this capability descriptor if it reported that one, or more, of its ports are a Consumer Port, as described in the *bmConsumerPorts* field in its Power Deliver Capability Descriptor. It shall return one PD Consumer Port Capability descriptor per Port that is a Consumer. The order of the descriptors shall be Port order number (low to high).

A PDUSB Peripheral shall have at most one Consumer or Consumer/Provider Port. A PDUSB Hub may have a maximum of sixteen Consumer capable ports (Consumer, Consumer/Provider or Provider/Consumer).

Table 9-4 PD Consumer Port Descriptor

Offset	Field	Size	Value	Description		
0	bLength	1	Number	Size of descriptor		
1	bDescriptorType	1	Constant	DEVICE CAPABILITY Descriptor type		
2	bDevCapabilityType	1	Constant	Capability type: PD_CONSUMER_PORT_CAPABILITY		
3	bReserved	1	Number	Reserved and shall be set to zero.		
4	bmCapabilities	2	Bitmap	Capability: This field shall indicate the specification the Consumer Port will operate under.		
				Bit Description		
				0 Battery Charging (BC)		
				1 USB Power Delivery (PD)		
				2 USB Type-C Current		
				15:3 Reserved and shall be set to zero.		
6	wMinVoltage	2	Number	Shall contain the minimum voltage in 50mV units that this Consumer is capable of operating at.		
8	wMaxVoltage	2	Number	Shall contain the maximum voltage in 50mV units that this Consumer is capable of operating at.		
10	wReserved	2	Number	Reserved and shall be set to zero.		
12	dwMaxOperatingPower	4	Number	Shall contain the maximum power in 10mW units this Consumer can draw when it is in a steady state operating mode.		
16	dwMaxPeakPower	4	Number	Shall contain the maximum power in 10mW units this Consumer can draw for a short duration of time (dwMaxPeakPowerTime) before it falls back into a steady state.		
20	dwMaxPeakPowerTime	4	Number	Shall contain the time in 100ms units that this Consumer can draw peak current.		
				A device shall set this field to 0xFFFF if this value is unknown.		

9.2.4 PD Provider Port Capability Descriptor

A PDUSB Device shall support this capability descriptor if it reported that one or more of its ports is a Provider Port, as described in the *bmProviderPorts* field in its Power Deliver Capability Descriptor. It shall return one PD Provider Port Capability descriptor per Port that is a Provider. The order of the descriptors will be Port order number (low to high).

A PDUSB Peripheral shall have at most one Provider Port. A PDUSB Hub can have a maximum of sixteen Provider ports.

Table 9-5 PD Provider Port Descriptor

Offset	Field	Size	Value	Description		
0	bLength	1	Number	Size of descriptor		
1	bDescriptorType	1	Constant	DEVICE CAPABILITY Descriptor type		
2	bDevCapabilityType	1	Constant	Capability type: PD_PROVIDER_PORT_CAPABILITY		
3	bReserved	1	Number	Reserved and shall be set to zero.		
4	bmCapabilities	2	Bitmap	This field shall indicate the specification the Provider Port will operation under.		
				Bit Description		
				0 Battery Charging (BC)		
				1 USB Power Delivery (PD)		
				2 USB Type-C Current		
				15:3 Reserved. Shall be set to zero.		
6	bNumOfPDObjects	1	Number	Shall indicate the number of Power Data Objects.		
7	bReserved	1	Number	Reserved and shall be set to zero.		
8	wPowerDataObject1	4	Bitmap	Shall contain the first Power Data Object supported by this Provider Port. See Section 6.4.1 for details of the Power Data Objects.		
N+4	wPowerDataObjectN	4	Bitmap	Shall contain the 2 nd and subsequent Power Data Objects supported by this Provider Port. See Section 6.4.1 for details of the Power Data Objects.		

9.3 PD Class Specific Requests and Events

A PDUSB Hub that is compliant to this specification shall support the PD specific requests and events detailed in this section irrespective of whether the PDUSB Hub is a Power Provider, a Power Consumer, or both.

A PDUSB Device that is compliant to this specification shall support the battery related requests if it has a battery.

The events shall be sent to the system software in response to changes on the PDUSB Hub ports that are not a direct result of a request from system software. These notifications shall be sent over the Interrupt endpoint of a PDUSB Hub.

Note that a PDUSB Hub shall only send these notifications, or respond to PD requests (except for GetBatteryStatus); if it has been made aware that the SPM is active on the host as detailed in Section 9.4.4.

9.3.1 Class-specific Requests

The PD class defines requests to which PDUSB Devices shall respond as outlined in Table 9-6. All valid requests in Table 9-6 shall be implemented by PDUSB Devices.

Table 9-6 PD Class Requests

Request	bmRequestType	bRequest	wValue	wIndex	wLength	Data
ClearPortPDFeature ¹	00100011B	CLEAR_FEATURE	Feature Selector	Port Number	Two	Clear Change Mask
GetBatteryStatus²	10000000B	GET_BATTERY_STATUS	Zero	Battery ID	Eight	Battery Status
GetPartnerPDO1	10100011B	GET_PARTNER_PDO	Zero or One	Port Number	Variable	Power Data Objects
GetPortPDStatus ¹	10100011B	GET_STATUS	One	Port Number	Eight	PD Status
SetPDFeature ²	00000000В	SET_FEATURE	Feature Selector	Feature Specific	Zero	None
SetPortPDFeature ¹	00100011B	SET_FEATURE	Feature Selector	Port Number	Zero	None
SetPortPDOs1	00100011B	SET_PDO	Zero	Port Number	Variable	Provider Power Data Objects
GetVDM ¹	10100011B	GET_VDM	Zero	Port Number	Variable	VDM
SendVDM ¹	00100011B	SEND_VDM	SOP/SOP'/SOP"	Port Number	Variable	VDM

¹Requests valid for PDUSB Hubs only.

Table 9-7 gives the bRequest values for commands that are not listed in the hub/device framework chapters of *[USB2.0]*, *[USB3.1]*.

Table 9-7 PD Class Request Codes

bRequest	Value
GET_PARTNER_PDO	20
GET_BATTERY_STATUS	21
SET_PDO	22
GET_VDM	23
SEND_VDM	24

Table 9-8 gives the valid feature selectors for the PD class. Refer to Sections 9.4.1, 9.4.5 and 9.4.6 for a description of the features.

Table 9-8 PD Class Feature Selectors

Feature Selector	Recipient	Value
BATTERY_WAKE_MASK	Device	40
OS_IS_PD_AWARE	Device	41
POLICY_MODE	Device	42

²Requests valid for PDUSB Hubs and PDUSB Peripherals.

Feature Selector	Recipient	Value
PR_SWAP	Port	43
GOTO_MIN	Port	44
RETURN_POWER	Port	45
ACCEPT_PD_REQUEST	Port	46
REJECT_PD_REQUEST	Port	47
PORT_PD_RESET	Port	48
C_PORT_PD_CHANGE	Port	49
CABLE_PD_RESET	Port	50
CHARGING_POLICY	Device	54

9.3.2 PDUSB Hub Event Reporting

PDUSB Hubs shall report events back to the system via the "Port N change detected" bit in the PDUSB Hub Status Change bitmap returned via the PDUSB Hub notification endpoint. 'N' refers to the Port number of the Port on which a PD change has occurred.

Port N change detected

Port 2 change detected

Port 1 change detected

Hub change detected

U-161

Figure 9-8 Hub Status Change

In order to indicate that a PD change occurred, a PDUSB Hub compliant to the PD class shall set Bit 15 *C_PORT_PD_CHANGE* in the Port Change field when queried using the standard Get Port Status request.

A PDUSB Hub shall send these notifications for all downstream ports irrespective of whether it is a Consumer or Provider on that Port. For example, if a PDUSB Peripheral is a Provider on one of the downstream ports and it starts a negotiation to change the amount of power it will deliver – the PDUSB Hub sends a Port Change notification to the SPM. However, if the PDUSB Hub loses all power (e.g. the power Provider is unplugged) then it is sufficient if the PDUSB Hub disconnects from the downstream Port it is attached to without sending any notifications.

9.4 PDUSB Hub and PDUSB Peripheral Device Requests

9.4.1 ClearPortPDFeature (PDUSB Hub)

This request resets a value reported in the PDUSB Hub status. This request is only valid for hubs.

bmRequestType	bRequest	WValue	wIndex	wLength	Data
00100011B	CLEAR_FEATURE	Feature Selector	Port Number	Two	Clear Change Mask

The Port number shall be a valid Port number for that PDUSB Hub, greater than zero. The Port field is located in bits 7..0 of the *wIndex* field.

Refer to Table 9-8 for the feature selector definitions that shall apply to the Port as a recipient. If the feature selector is associated with a status change, the Clear Change Mask shall define the status changes that are being acknowledged by the SPM. Only when all the status changes in PD Status Change field (see Table 9-11) are acknowledged shall the hub clear the *C_PORT_PD_CHANGE* bit in the Port's Port Change field. The Clear Change Mask is defined in Table 9-9.

Table 9-9 Clear Change Mask

Bit	Change Acknowledged when bit is set
0	Reserved
1	External supply.
2	Port operation mode
3	Supported Provider Capabilities
4	Negotiated power level
5	New power direction
6	PD Reset Complete
7	Insertion Detect
8	PD Capable Cable
9	Request Rejected
10	Reserved
11	Hybrid Mode Request
12	Power Role Swap Completed
13	VDM Received
14	Reserved
15	Error

It shall be a Request Error if *wValue* is not a feature selector listed in Table 9-8, or if *wIndex* specifies a Port that does not exist, or if *wLength* is not as specified above.

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

9.4.2 GetBatteryStatus (PDUSB Hub/Peripheral Device)

This request returns the current status of the battery in a PDUSB Hub/Peripheral.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000000B	GET_BATTERY_STATUS	Zero	Battery ID	Eight	Battery Status

The PDUSB Hub/Peripheral shall return the Battery Status of the Battery identified by the value of wIndex field.

Every PDUSB Device that has a battery shall return its Battery Status when queried with this request. For Providers or Consumers with multiple batteries, the status of each battery shall be reported per battery.

Table 9-10 Battery Status Structure

Offset	Field	Size	Value	Description		
0	bBatteryAttributes	1	Number		cate whether a battery is installed and whether this g or discharging.	
				Value	Description	
				0	There is no battery	
				1	The battery is charging	
				2	The battery is discharging	
				3	The battery is neither discharging nor charging	
				255-4	Reserved and shall not be used	
1	bBatterySOC	1	Number	Shall indicate the Battery State of Charge given as percentage value from Battery Remaining Capacity.		
2	bBatteryStatus	1	Number	If a battery is present shall indicate the present status of the battery.		
				Value	Meaning	
				0	No error	
				1	Battery required and not present	
				2	Battery non-chargeable/wrong chemistry	
				3	Over-temp shutdown	
				4 Over-voltage shutdown		
				5	Over-current shutdown	
				6	Fatigued battery	
				7	Unspecified error	
				255-8	Reserved and shall not be used	

Offset	Field	Size	Value	J	Descrip	tion
3	bRemoteWakeCapStatus	1	Bitmap	If the device supports remote wake, then the device shall support Battery Remote wake events. The default value for the Remote wake events shall be turned off (set to zero) and can be enable/disabled by the host as required. If set to one the device shall generate a wake event when a change of status occurs. See Section 9.4.5 for more details.		
					Bit	Description
					0	Battery present event
					1	Charging flow
				2 Battery error 7:3 Reserved and shall be set to zero		Battery error
						Reserved and shall be set to zero
4	wRemainingOperatingTime	2	Number	Shall contain the operating time (in minutes) until the Weak Battery threshold is reached, based on Present Battery Strength and the device's present operational power needs. Note: this value shall exclude any additional power received from charging. A battery that is not capable of returning this information		
				5	shall retu	rn a value of 0xFFFF.
6	wRemainingChargeTime	2	Number	Shall contain the remaining time (in minutes) until the Charged Battery threshold is reached based on Present Battery Strength, charging power and the device's present operational power needs. Value shall only be valid if the Charging Flow is "Charging".		
						that is not capable of returning this information rn a value of 0xFFFF.

If wValue or wLength are not as specified above, then the behavior of the PDUSB Device is not specified.

If wIndex refers to a Battery that does not exist, then the PDUSB Device shall respond with a Request Error.

If the PDUSB Device is not configured, the PDUSB Hub's response to this request is undefined.

9.4.3 GetPortPartnerPDObjects (PDUSB Hub)

This request returns the Provider/Consumer PD Objects of the PDUSB Device attached to the downstream Port on a PDUSB Hub.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10100011B	GET_PARTNER_PDO	Zero or one	Port Number	Variable	Power Data Objects

The *wIndex* field shall indicate the Port number to which a PDUSB Device is attached. The Port number shall be a valid Port number for that PDUSB Hub, greater than zero.

When this request is received by the PDUSB Hub it shall return the Consumer PDOs (if wValue is set to zero) or Provider PDOs (if wValue is set to one) for the PDUSB Device connected on the downstream Port indicated by the *wIndex* field. The PDUSB Hub shall use PD mechanisms (see Section 6.3.8) to retrieve the Power Data Objects from the PDUSB Device.

The *wLength* field shall specify the number of bytes to return. The maximum length of this field is a function of the maximum number of PDOs a PDUSB Device can return as defined in Section 6.2.1.2. If the device on the Partner Port does not support PD, then the PDUSB Hub shall respond with a Request Error.

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

9.4.4 GetPortPDStatus (PDUSB Hub)

This request returns the PD Status of the specified Port on a PDUSB Hub.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10100011B	GET_STATUS	One	Port Number	Eight	PD Status

The *wIndex* field shall indicate the PD capable Port that is being queried. The Port number shall be a valid Port number for that PDUSB Hub, greater than zero.

If wValue or wLength are not as specified above, then the behavior of the PDUSB Hub is not specified.

If a Port is specified that does not exist, then the PDUSB Hub shall respond with a Request Error. The PD status changes on the Port are indicated in the PD Status Change field. The SPM can acknowledge the Port Change notifications via the Clear Port PD Feature (See Section 9.4.1).

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

A GetPDStatus () request to a PDUSB Hub shall return the information as shown in Table 9-11.

Table 9-11 Port PD Status

Bit		Description					
0:15	PD Status Change: A	one in the bit position shall indicate the types of status changes that have occurred on the Port.					
	Bit	Change Indicated					
	0	Reserved and shall not be used.					
	1	External supply. When set, the Supply field shall indicate the current status of the supply.					
	2	Port operation mode. When set the Port Operation Mode field shall indicated the current operational mode of the Port.					
	3	Supported Provider Capabilities. When set, the SPM shall get the updated Power Data Objects from by retrieving the BOS Descriptor from the PDUSB Hub.					
	4	Negotiated power level. When set, the Request Data Object field shall indicate the newly negotiated power level if the PDUSB Hub was operating in Non-Intrusive mode. If the PDUSB Hub is working in intrusive mode then, when set, the Request Data Object field shall indicate the power level that the Port partner wants to operate at.					
	5	New power direction. When set, this field shall indicate that the power direction has changed if the PDUSB Hub was operating in Non-Intrusive mode. If the PDUSB Hub is working in intrusive mode then, when set, this field shall indicate the Port partner wants to perform a Power Role Swap.					
	6	PD Reset Complete. When set, this field shall indicate that a PD Hard Reset or a Cable Reset has completed. When this bit is set, then the other bits in the PD Status Change field shall report their change status as if the PDUSB Hub was working in Non-Intrusive mode.					
	7	Insertion Detect. When set, the Insertion Detect field shall indicate the current status of					

Bit		Description							
		whether a cable is plugged into this Port.							
	8	PD Capable Cable. When set, the PD Capable Cable field shall indicate the current status of whether a PD Capable Cable is plugged into this Port.							
	9	Request Rejected. This bit shall be only valid if the PDUSB Hub is op Intrusive mode. When set, this field shall indicate one of two condit							
		 the PDUSB Hub received a request to change the power level (Negotiated power 4) bit in this field shall be set) that was rejected or the PDUSB Hub received a request to perform a Power Role Swap (New power bit (Bit 5) in this field shall be set) that was rejected. 							
	10	Reserved and shall be set to zero.							
	11	Hybrid Mode Request. This bit shall only be set by the PDUSB Hub w Hybrid mode. If this bit is set, then bits 4 and 5 (Negotiated power direction) shall be interpreted as if the hub was operating in Intrus	level and New power						
	12	Power Role Swap Completed. This shall be set when the hub completes a Power Role Swap requested by the SPM. The SPM can determine if the Swap request was successful or unsuccessful based on the PD Direction bit.							
	13	VDM Received. When set, the SPM shall use the Get VDMs command (see section 9.4.8) to get further details on this notification.							
	14	14 Reserved and shall be set to zero.							
	15	Error. When set, this field shall indicate that an unknown error has	occurred on the Port.						
16		Supply : This field shall indicate the type of supply that is attached to this Port. This field shall map directly to the "Externally Powered" bit provided as part of the Source or Sink Capabilities message (see Section 6.4.1).							
	Value	Value Meaning							
	0	No Supply							
	1	Supply Present							
17:19	Port Operation Mode:	The field shall indicate the current mode of operation of the Port.							
	Value	Meaning							
	0	No Consumer							
	1	Legacy							
	2	ВС							
	3	PD							
	4	Type-C Current							
	5-7	Reserved							
20	Insertion Detect: The f	ield shall indicate the current status of whether a cable is plugged into	this Port.						
	Value	Meaning							

Bit		Description							
	0	No cable detected							
	1	Cable detected							
21	PD Capable Cable: The fie	ld shall indicate the current status of whether a PD Capable cable is	plugged into this Port.						
	Value	Meaning							
	0	PD Capable Cable not detected							
	1	PD Capable Cable detected							
22	PD Direction. The field shall indicate whether the Port is operating as a Consumer or provider.								
	Value	Meaning							
	0	Port is operating as a Consumer							
	1	Port is operating as a provider							
23:31	Reserved. Shall be set to ze	ero.							
32:63	Intrusive mode. If the PDU	Request Data Object : This field shall return the currently negotiated power level if the hub was operating in Non-Intrusive mode. If the PDUSB Hub is working in intrusive mode then this field shall indicate the power level that the Port partner wants to operate at. See Table 6-13 for additional information on the contents of this data structure.							

9.4.5 SetPDFeature (PDUSB Hub/Peripheral Device)

This request sets the value requested in the PDUSB Hub/Peripheral.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B	SET_FEATURE	Feature Selector	Feature Specific	Zero	None

Setting a feature enables that feature or starts a process associated with that feature; see Table 9-8 for the feature selector definitions. Features that may be set with this request are:

- BATTERY_WAKE_MASK
- OS_IS_PD_AWARE (Only valid for PDUSB Hubs)
- POLICY_MODE (Only valid for PDUSB Hubs)
- CHARGING_POLICY

9.4.5.1 **BATTERY_WAKE_MASK Feature Selector**

When the feature selector is set to **BATTERY_WAKE_MASK**, then the **wIndex** field is structured as shown in the following table.

Table 9-12 Battery Wake Mask

Bit	Description
0	Battery Present: When this bit is set then the PDUSB Device shall generate a wake event if it detects that a battery has been attached.
1	Charging Flow: When this bit is set then the PDUSB Device shall generate a wake event if it detects that a battery switched from charging to discharging or vice versa.
2	Battery Error: When this bit is set then the PDUSB Device shall generate a wake event if the battery has detected an error condition.
15:3	Reserved and shall not be used.

The SPM may Enable or Disable the wake events associated with one or more of the above events by using this feature.

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

9.4.5.2 **OS_IS_PD_AWARE Feature Selector**

When the feature selector is set to *OS_IS_PD_AWARE*, then if the *wIndex* field is set to one it informs the PDUSB Hub that the SPM is active on the host. If the *wIndex* field is set to zero then it informs the PDUSB Hub that the SPM is not active on the host. The default state for this feature shall be zero. The PDUSB Hub shall respond to all PD requests (except GetBatteryStatus) or send any PD notifications only after the *OS_IS_PD_AWARE* feature is set.

This is a valid command for the PDUSB Hub/Peripheral Device in the Address or Configured USB states.

9.4.5.3 **POLICY_MODE Feature Selector**

When the feature selector is set to *POLICY_MODE*, the *wIndex* field shall be set to one of the values in Table 9-13.

Table 9-13 Policy Mode Encoding

Value	Description
00H	Local: Status Reporting only (Default)
01H	Intrusive: All requests are sent to the SPM
02Н	Hybrid: Send only requests that cannot be accommodated to the SPM
03H-FFFFH	Reserved and shall not be used

If the Policy Mode is set to Intrusive, then the PDUSB Hub shall be set to operate in Intrusive mode. If the Policy Mode is set to Local or Hybrid, the hub shall be set to operate in Non-Intrusive mode.

When the Policy Mode is set to Intrusive then the PDUSB Hub shall pass any requests that need policy decisions to be made to the SPM and use PD mechanisms to delay the completion of PD Requests (e.g. using the Wait Message) over PD. When the Policy Mode is set to Hybrid then only requests which cannot be accommodated by the PDUSB Hub shall be sent to the SPM.

Some requests are only valid when the PDUSB Hub is operating in Intrusive mode. The requests that are valid in Intrusive mode are indicated as such in the description for those requests. In addition notifications that operate differently in Intrusive mode are also called out in the description of those notifications.

It shall be a Request Error if *wValue* is not a feature selector listed in Table 9-8 or if *wIndex* is not set to a value as specified above.

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

9.4.5.4 **CHARGING POLICY Feature Selector**

When the feature selector is set to *CHARGING_POLICY*, the wIndex field shall be set to one of the values defined in Table 9-14. If the device is using USB Type-C Current above the default value or is using PD then this feature setting has no effect and the rules for power levels specified in the *[USBType-C1.0]* or USB PD specifications shall apply.

Table 9-14 Charging Policy Encoding

Value	Description
00Н	The device shall follow the default current limits as defined in the USB 2.0 or USB 3.1 specification, or as negotiated through other USB mechanisms such as BC.
	This is the default value.
01H	The Device may draw additional power during the unconfigured and suspend states for the purposes of charging.
	For charging the device itself, the device shall limit its current draw to the higher of these two values:
	 ICCHPF as defined in the USB 2.0 or USB 3.1 specification, regardless of its USB state. Current limit as negotiated through other USB mechanisms such as BC.
02H	The Device may draw additional power during the unconfigured and suspend states for the purposes of charging.
	For charging the device itself, the device shall limit its current draw to the higher of these two values:
	 ICCLPF as defined in the USB 2.0 or USB 3.1 specification, regardless of its USB state. Current limit as negotiated through other USB mechanisms such as BC.
03H	The device shall not consume any current for charging the device itself regardless of its USB state.
04H-FFFFH	Reserved and shall not be used

This is a valid command for the PDUSB Hub/Peripheral in the Address or Configured USB states. Further, it is only valid if the device reports a USB PD capability descriptor in its BOS descriptor and Bit 6 of the bmAttributes in that descriptor is set to 1. The device will go back to the wIndex default value of 0 whenever it is reset.

9.4.6 SetPortPDFeature (PDUSB Hub)

This request sets the feature for a Port in a PDUSB Hub. This request shall only be valid when the PDUSB Hub is operating in Intrusive mode. If the PDUSB Hub is not operating in Intrusive mode, the PDUSB Hub's response to this request is undefined. If the PDUSB Hub cannot satisfy a request then it shall respond with a Request Error to the SPM.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00100011B	SET_FEATURE	Feature Selector	Port Number	Zero	None

The *wIndex* field shall indicate the PD capable Port that is being queried. The Port number shall be a valid Port number for that hub, greater than zero.

Setting a feature enables that feature or starts a process associated with that feature; see Table 9-8 for the feature selector definitions. Features that may be set with this request are:

PR_SWAP

- GOTO MIN
- RETURN_POWER
- ACCEPT_PD_REQUEST
- REJECT_PD_REQUEST
- PORT_PD_RESET
- CABLE PD RESET

When operating in intrusive mode the PDUSB Hub shall respond with a *Wait* message when it receives any *Request* message.

When the feature selector is set to *PR_SWAP* then the PDUSB Hub shall initiate a Power Role Swap with the Port partner on the specified Port. See Section 7.3.9 and Section 7.3.10 for details on the *PR_Swap* message.

When the feature selector is set to *GOTO_MIN* and the downstream Port is operating as a Provider, then the PDUSB Hub shall send the *GotoMin* message to the Port partner on the specified Port. See Section 6.3.2 for details on the *GotoMin* message.

When the feature selector is set to *RETURN_POWER* and the downstream Port is operating as a Provider, then the PDUSB Hub shall return the power that it borrowed from the PD Device on that Port.

When the feature selector is set to *ACCEPT_PD_REQUEST* then the PDUSB Hub shall accept the request that was previously made by the Port partner on this downstream Port.

When the feature selector is set to *REJECT_PD_REQUEST* then the PDUSB Hub shall reject the request that was previously made by the Port partner on this downstream Port.

When the feature selector is set to *PORT_PD_RESET*, the Port shall be sent a Hard Reset. Once the Hard Reset is complete, as described in Section 8.3.2.6, the hub shall set the *C_PORT_PD_CHANGE* bit in the Port change field.

When the feature selector is set to *CABLE_PD_RESET*, the hub shall send a Cable Reset to the cable attached on that Port. Once the Cable Reset is complete, as described in Section 6.7.3, the hub shall set the *C_PORT_PD_CHANGE* bit in the Port change field.

It shall be a Request Error if *wValue* is not a feature selector listed in Table 9-8, or if *wIndex* specifies a Port that does not exist or if the Port is operating as a Consumer, or if *wLength* is not as specified above.

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

9.4.7 SetPortPDOs (PDUSB Hub)

This request sets the PDOs that a Port in a PDUSB Hub shall send to its Port Partner if the Port on the PDUSB Hub is operating as a Provider. Setting the PDO shall cause the Provider to send an updated *Source Capabilities* message. The PDOs sent shall constitute a subset of the capabilities supported by the PDUSB Hub as defined in the PD Provider Port Capability Descriptor (see Section 9.2.4). When any PDO set exceeds the capabilities of the PDUSB Hub this request shall be rejected.

bmRequestType bRequest		wValue wIndex		wLength	Data	
00100011B	SET_PDO	Zero	Port Number	Variable	Provider Power Data Objects	

The *wIndex* field shall indicate the PD capable Port that is being queried. The Port number shall be a valid Port number for that hub, greater than zero.

The *wLength* field shall be a multiple of 4 and shall include all the PDOs (see Section 6.4.1) that the Port may send to its Port partner when sending its PD capabilities. The Port shall send the PDOs in the order that they are included in this request. It is the responsibility of the PDUSB Hub to verify that the contents of the PDOs sent by the SPM are valid for this Port. A PDUSB Hub shall respond with a Request Error if the PDOs sent by the SPM are not valid for the Port specified.

It shall be a Request Error if *wValue* is not set to zero or if *wIndex* specifies a Port that does not exist, or if *wLength* is not as specified above.

If the Port on the PDUSB Hub is not operating as a Provider, the PDUSB Hub's response to this request is undefined. If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

9.4.8 GetVDM (PDUSB Hub)

This request instructs the PDUSB Hub to return the VDMs that it received from a cable or device attached to a Port in a PDUSB Hub. The response to each request shall contain only one VDM. VDMs shall be returned in the order they were received by the Port. If there are no VDMs to return for the PDUSB Hub shall return a zero length packet.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10100011B	GET_VDM	Zero	Port Number	Variable	VDM

The *wIndex* field shall indicate the PD capable Port that is being queried. The Port number shall be a valid Port number for that PDUSB Hub, greater than zero.

The *wLength* field shall be a multiple of 4 and shall include all the VDOs that the PDUSB Hub received on that Port (see Section 6.4.4).

It shall be a Request Error if *wIndex* specifies a Port that does not exist, or if *wValue* or *wLength* is not as specified above.

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

9.4.9 SendVDM (PDUSB Hub)

This request instructs the PDUSB Hub to send a VDM to the one of three possible recipients (SOP, SOP' or SOP'') attached to a Port in a PDUSB Hub.

bmRequestType bRequest		wValue	wIndex	wLength	Data	
00100011B	SEND_VDM	SOP/SOP'/SOP"	Port Number	Variable	VDM	

The *wIndex* field shall indicate the PD capable Port that is being queried. The Port number shall be a valid Port number for that PDUSB Hub, greater than zero.

The *wValue* field indicates the recipient. If the value is 0 it shall be sent to its Port partner. If the value is 1 it shall be sent to SOP'. If the value is 2 it shall be sent to SOP'. No other values in *wValue* are allowed.

The *wLength* field shall be a multiple of 4 and shall include one VDM (see Section 6.4.4) that the Port shall send to the recipient indicated by *wValue*.

It shall be a Request Error if *wIndex* specifies a Port that does not exist, or if *wValue* or *wLength* is not as specified above.

If the PDUSB Hub is not configured, the PDUSB Hub's response to this request is undefined.

A. Power Profiles

Power Profiles are optional normative. They define a standardized set of voltages at several current ranges that are offered by USB Power Delivery Sources. The profiles are defined for Sources only.

The Power Profiles are optional but are intended to provide a finite set of power levels to:

- Limit the number of voltages and current combinations a Source has to supply
- Provide a well-defined set of voltage and current combinations from which a Sink can choose
- Provide a selection of power ranging from 10W to 100W in approximately 2x steps
- Limit the number of valid combinations

A.1 Profile Definitions

There are the following profiles based on Fixed Supply Objects:

- Profile 0 reserved
- Profile 1 capable of supplying at least 5V @ 2.0A
- Profile 2 ports are capable of supplying at least 5V@ 2.0A, 12V @ 1.5A.
- Profile 3 ports are capable of supplying at least 5V @ 2.0A, 12V @ 3A.
- Profile 4 ports are capable of supplying at least 5V @ 2.0A, 12V and 20V at 3A respectively.
- Profile 5 ports are capable of supplying at least 5V @ 2.0A, 12V and 20V at 5A respectively.

Power Profiles are defined to overlap such that a Device that requires a Profile 2 Source will operate equally well when connected to a Profile 2 or any higher Profile Source.

Sources may have additional capabilities. For example a Source might advertise 5V @ 3.0A, 12V and 15V at 1.5A respectively. It is a Profile 2 Source because it meets the Profile 2 requirements to supply 5V @ 2.0A and 12V @ 1.5A. The fact that it can also supply 5V @ 3.0A and 15V will have no effect on a Device that wants a Profile 2 source.

Profile 5 Sources that are capable of 100W operation are subject to various worldwide safety standards. In order to meet the most common safety standards, the continuous output power cannot exceed 100W and the continuous output current cannot exceed 5A. The industry is well versed in meeting the safety requirements for such power sources (e.g. Wall Warts). Refer to Figure A-1 for an interpretation of the safety requirements imposed by IEC/UL60950 Table 2B.



Figure A-1 Interpretation of UL60950

Output Voltage (V)

A.2 Voltage Selection Rationale

Voltages used by the profiles were not picked randomly; this section describes the rationale behind the choices.

5V is the USB default that must be supported to provide interoperability with existing Devices. However, higher voltages are needed to provide more power through USB connectors because of their current carrying capability.

12V was selected because it is very common in PCs and many other systems. The current limitation of the Micro USB Connector family is 3A for the enhanced PD version. The use of 12V with 3A provides sufficient power to charge tablets in the 20-30W range that use the Micro USB Connector.

20V was selected because larger systems, such as notebooks, often have 4 lithium cells in series and require charging voltages in the 18-20V range. A sampling of systems showed that chargers for these systems were typically 19.5-20V. Typical systems had chargers that supplied between 60W and 100W with the exception of a few very high-end performance systems that were well over 100W. The 5A current limit of the PD enhanced Standard-A and Standard-B connectors, with 20V allows up to 100W to be delivered to charge this class of Devices.

A.3 Relevance of Profiles to Sink Ports

Sinks do not have Power Profiles per se. A Sink Port only need to be compatible with the voltage and current offered in one or more Power Profiles. This can lead to some interesting cases where Dual-Role ports are involved (see Appendix 0 for examples). A dual- role Port may offer one Profile when operating as a Source and request power from another Profile when operating as a Sink. For example, a tablet might offer Profile 1 (5V @ 2.0A) when operating as a Source, but request power (12V @ 3A) supplied by a Profile 3 Source when operating as a Sink. Another example is a

notebook computer with a Profile 2 Source Port it also uses as a Sink for charging which requires it be supplied with 20V @ 5A from a Profile 5 Source.

A.4 System Level Examples

The following examples are provided to help illustrate some typical system use cases. Examples using a notebook and HDDs have been selected but the principles apply equally to other types of USB Power Delivery devices (e.g. printers, scanners, tablets, phones, mp3 players etc.).

A.4.1 Notebook and HDD Examples

In the following two examples, the user has varying experiences attaching his hard disk-drive to a PD Port on his notebook computer.





Figure A-2 Notebook is Capable of Meeting User's Requirements

The notebook shown in Figure A-2 is able to supply up to PD profile 2. The larger HDD is able to successfully operate without a separate power adapter since it gets adequate power from the PD Port. In the case of the HDD with separate power adapter plugged in, the HDD should not draw power from the notebook's Port.

Figure A-3 Notebook is not Capable of Meeting User's Requirements



Note that in the case shown in Figure A-3, the experience for the user is not unlike their experience today. USB HDDs that attempt to rely only on USB bus power only will often fail because not all notebooks on the market are capable of supplying adequate current.

A.4.2 Display with Hub Example

The following example is for a display dock where the integrated hub also provides power and at least one of the hub ports is of high enough power capacity to power the host platform.

Display w/integrated hub PD profile 4 Dual-Role port for PD profile 2 Provider ports notebook charging 0 0 Notebook with PD power No PD power over dual-role port PD power cable. Power supplied that charges from flowing flowing by adapter. Profile 3 providers 3.5" desktop HDD that works with PD profile 2 providers 3.5" desktop HDD that works with PD profile 2 providers but also has power adapter

Figure A-4 Display with Integrated Hub Capable of Meeting User's Requirements

B. CRC calculation

B.1 C code example

```
// USB PD CRC Demo Code.
#include <stdio.h>
int crc;
//-----
void crcBits(int x, int len) {
 const int poly = 0x04C11DB6; //spec 04C1 1DB7h
 int newbit, newword, rl crc;
 for(int i=0;i<len;i++) {</pre>
   newbit = ((crc>>31) ^ ((x>>i) &1)) & 1;
   if(newbit) newword=poly; else newword=0;
   rl_crc = (crc<<1) | newbit;</pre>
   crc = rl_crc ^ newword;
   printf("%2d newbit=%d, x>>i=0x%x, crc=0x%x\n",i,newbit,(x>>i),crc);
int crcWrap(int c) {
 int ret = 0;
 int j, bit;
 c = ~c;
 printf("~crc=0x%x\n",c);
 for(int i=0;i<32;i++) {
   j = 31-i;
   bit = (c>>i) & 1;
   ret |= bit<<j;
```

```
return ret;
}
//-----
int main(){
 int txCrc=0,rxCrc=0,residue=0,data;
 printf("using packet data 0x%x\n", data=0x0101);
 crc = 0xffffffff;
 crcBits(data, 16);
 txCrc = crcWrap(crc);
 printf("crc=0x%x, txCrc=0x%x\n",crc,txCrc);
 printf("received packet after decode= 0x%x, 0x%x\n",data,txCrc);
 crc = 0xffffffff;
 crcBits(data, 16);
 rxCrc = crcWrap(crc);
 printf("Crc of the received packet data is (of course) =0x%x\n",rxCrc);
 printf("continue by running the transmit crc through the crc\n");
 crcBits(rxCrc, 32);
 printf("Now the crc residue is 0x%x\n",crc);
 printf("should be 0xc704dd7b\n");
}
```

B.2 Table showing the full calculation over one message

		1		CDC *c-1-t-	CDC w -1-t			ı	ı			CDC we -1-t-	CDC wo -!-t-	ı
Function	Nibble	Symbol	Bits	CRC register transmitter	CRC register receiver	bit nr.		Function	Nibble	Symbol	Bits	CRC register transmitter	CRC register receiver	bit nr.
			0	FFFFFFF	FFFFFFF	1		—		_	1	FFFFFFF	FFFFFFF	85
			1	FFFFFFF	FFFFFFF	2		1			0	FFFFFFE	FFFFFFF	86
			0	FFFFFFF	FFFFFFF	3			#1	#1 #09	0	FB3EE24B	FFFFFFF	87
			1	FFFFFFF	FFFFFFF	4		1			1	F2BCD921	FFFFFFF	88
			0	FFFFFFF	FFFFFFF	5		1		1	0	E1B8AFF5	FFFFFFF	89
			1	FFFFFFF	FFFFFFF	6					0	E1B8AFF5	FFFFFFF	90
			0	FFFFFFF	FFFFFFF	7					1	C7B0425D	FFFFFFFE	91
			1	FFFFFFF	FFFFFFF	8			#0	#1E	1	8BA1990D	FB3EE24B	92
			0	FFFFFFF	FFFFFFF	9		GoodCRC			1	13822FAD	F2BCD921	93
			1	FFFFFFF	FFFFFFF	10		Header			1	27045F5A	E1B8AFF5	94
			0	FFFFFFF	FFFFFFF	11		#0101			1	27045F5A	E1B8AFF5	95
			1	FFFFFFF	FFFFFFF	12		#0101	#1		0	4AC9A303	C7B0425D	96
			0	FFFFFFF	FFFFFFF	13				#09	0	95934606	8BA1990D	97
			1	FFFFFFF	FFFFFFF	14		_		1	1	2FE791BB	13822FAD	98
			0	FFFFFFF	FFFFFFF	15					0	5FCF2376	27045F5A	99
			1	FFFFFFF	FFFFFFF	16		-			0	5FCF2376	27045F5A	100
			0	FFFFFFF	FFFFFFF	17		-	#0	#1E	1	BF9E46EC	4AC9A303 95934606	101
			0	FFFFFFF	FFFFFFF	18 19		-		#10	1	7BFD906F F7FB20DE	2FE791BB	102
			1	FFFFFFF	FFFFFFF	20		-		1	1	EB375C0B	5FCF2376	103
			0	FFFFFFF	FFFFFFF	21					0	EB375C0B	5FCF2376	105
			1	FFFFFFF	FFFFFFF	22		1			1	EB375C0B	BF9E46EC	105
			0	FFFFFFF	FFFFFFF	23		1	#8	#12	0	EB375C0B	7BFD906F	107
			1	FFFFFFF	FFFFFFF	24		1			0	EB375C0B	F7FB20DE	108
			0	FFFFFFF	FFFFFFF	25		1		1	1	EB375C0B	EB375C0B	109
			1	FFFFFFF	FFFFFFF	26		1			0	EB375C0B	EB375C0B	110
			0	FFFFFFF	FFFFFFF	27]	#2		0	EB375C0B	D2AFA5A1	111
			1	FFFFFFF	FFFFFFF	28			#2	#14	1	EB375C0B	A19E56F5	112
P			0	FFFFFFF	FFFFFFF	29]			0	EB375C0B	47FDB05D	113
r			1	FFFFFFF	FFFFFFF	30		1			1	EB375C0B	8B3A7D0D	114
e			0	FFFFFFF	FFFFFFF	31					1	EB375C0B	8B3A7D0D	115
а			1	FFFFFFF	FFFFFFF	32			#3		0	EB375C0B	12B5E7AD	116
m			0	FFFFFFF	FFFFFFF	33				#15	1	EB375C0B	21AAD2ED	117
b			1	FFFFFFF	FFFFFFF	34					0	EB375C0B	4355A5DA	118
			0	FFFFFFF	FFFFFFF	35					1	EB375C0B	86AB4BB4	119
e			1	FFFFFFF	FFFFFFF	36					1	EB375C0B	86AB4BB4	120
			0	FFFFFFFF	FFFFFFF	37		CRC-32 =	#1	#00	0	EB375C0B	0D569768	121
			0	FFFFFFF	FFFFFFF	38 39		swapped		#09	1	EB375C0B EB375C0B	1E6C3367 3CD866CE	122 123
			1	FFFFFFF	FFFFFFF	40		and		1	0	EB375C0B	79B0CD9C	124
			0	FFFFFFF	FFFFFFF	41		inverted EB375C0B = 2FC51328			1	EB375C0B	79B0CD9C	125
			1	FFFFFFF	FFFFFFF	42					1	EB375C0B	F7A0868F	126
			0	FFFFFFF	FFFFFFF	43			#5	#0B	0	EB375C0B	EB8010A9	127
			1	FFFFFFF	FFFFFFF	44					1	EB375C0B	D3C13CE5	128
			0	FFFFFFF	FFFFFFF	45				1	0	EB375C0B	A343647D	129
			1	FFFFFFF	FFFFFFF	46					0	EB375C0B	A343647D	130
			0	FFFFFFF	FFFFFFF	47					1	EB375C0B	4686C8FA	131
			1	FFFFFFF	FFFFFFF	48			#C	#1A	0	EB375C0B	8D0D91F4	132
			0	FFFFFFF	FFFFFFF	49					1	EB375C0B	1A1B23E8	133
			1	FFFFFFF	FFFFFFF	50					1	EB375C0B	343647D0	134
			0	FFFFFFF	FFFFFFF	51					1	EB375C0B	343647D0	135
			1	FFFFFFF	FFFFFFF	52			#F		0	EB375C0B	686C8FA0	136
			0	FFFFFFF	FFFFFFF	53		-		#1D	1	EB375C0B	D0D91F40	137
			1	FFFFFFF	FFFFFFF	54		1		4	1	EB375C0B	A1B23E80	138
	-	1	0	FFFFFFF	FFFFFFF	55		-			1	EB375C0B	43647D00	139
			1	FFFFFFF	FFFFFFF	56		1			0	EB375C0B	43647D00	140
			0	FFFFFFFF	FFFFFFF	57 58		1	#2	#14	0	EB375C0B	8209E7B7 0413CF6E	141
			0	FFFFFFF	FFFFFFF	58 59		1		774	0	EB375C0B EB375C0B	0413CF6E 0CE6836B	142
			1	FFFFFFF	FFFFFFF	60		1		1	1	EB375C0B EB375C0B	1D0C1B61	143
			0	FFFFFFF	FFFFFFF	61					1	EB375C0B	1D0C1B61	145
			1	FFFFFFF	FFFFFFF	62		1	l		0	EB375C0B	3A1836C2	146
			0	FFFFFFF	FFFFFFF	63		EOP	l	#0D	1	EB375C0B	70F17033	147
			1	FFFFFFF	FFFFFFF	64		1	1		1	EB375C0B	E1E2E066	148
			0	FFFFFFF	FFFFFFF	65		1		1	0	EB375C0B	C704DD7B	149
			0	FFFFFFF	FFFFFFF	66								
		Sync1	0	FFFFFFF	FFFFFFF	67				Not	PC +	acmittar !'	ulated accord	to but
		(#18)	1	FFFFFFF	FFFFFFF	68						nsmitter is calc arked nibbles,		
			1	FFFFFFF	FFFFFFF	69				Only, in		arked nibbles, /ailable one (bi		ıı resultS
			0	FFFFFFF	FFFFFFF	70					uic di	andore One (DI	. , clock latel	
		Sync1	0	FFFFFFF	FFFFFFF	71								
	Sync1		0	FFFFFFF	FFFFFFF	72				Note: C	RC rece	iver is calculat	ed over data h	vtes and
	(#18)	(10)	1	FFFFFFF	FFFFFFF	73						bytes, in casu		
s		i .	1	FFFFFFF	FFFFFFF	74						ilts are availab		
s O				FFFFFFF	FFFFFFF	75				Succurati		urc availab	(DIC) CIC	101.01
S O P			0											
0		Sync1	0	FFFFFFF	FFFFFFF	76								
0		Sync1 (#18)	0	FFFFFFF FFFFFFF	FFFFFFF	77						Fixed resid	lual	
0			0 0 1	FFFFFFF FFFFFFF FFFFFFF	FFFFFFF	77 78						Fixed resid	lual	
0			0 0 1	FFFFFFF FFFFFFF FFFFFFF	FFFFFFF FFFFFFFF	77 78 79						Fixed resid	lual	
0			0 0 1 1	FFFFFFF FFFFFFF FFFFFFFF	FFFFFFF FFFFFFF FFFFFFF	77 78 79 80						Fixed resid	fual	
0			0 0 1 1 1	FFFFFFF FFFFFFF FFFFFFF FFFFFFF FFFFFFF	FFFFFFF FFFFFFF FFFFFFF FFFFFFF	77 78 79 80 81						Fixed resid	lual	
0		(#18)	0 0 1 1	FFFFFFF FFFFFFF FFFFFFFF	FFFFFFF FFFFFFF FFFFFFF	77 78 79 80						Fixed resid	dual	

C. Power Implementation Considerations

This section has been added as an informative guide for implementers of the PD specification. Expansion of USB Power Delivery to higher voltage and power levels with its AC coupled communication over V_{BUS} requires new design considerations to the power delivery system. Many of these may not have been as important in legacy USB systems, but should be considered when implementing the PD specification. Component labels within this Appendix are specific to the Appendix unless otherwise stated.

C.1 Managing Isolation Impedance (BFSK)

The isolation impedance outlined in the PD Specification Section 5.8.2.2 is used to block specific frequency bands and pass others in order to provide a communication path on the V_{BUS} conductor. This impedance will likely be inductive in nature (for example a 1 μ H inductor see Table 5-17). The following section describes potential problems that may arise due to this impedance. Measurement techniques to validate conducted noise will be discussed.




Figure C-1 Typical System Electrical Model

C.1.1 In-band fCarrier Spurious Noise

The output stage of a switch mode power converter can typically produce high frequency noise. This noise is differentiated from fundamental switching ripple. The noise tends to be a high frequency damped sinusoid occurring regularly at the converter power switch transitions. It is likely that some implementations will produce noise that coincides with the fCarrier frequency band of the transceivers.

Figure C-2 shows parasitic elements within a basic synchronous buck power stage that can generate high frequency conducted noise which may interfere with the PD Transceiver. A basic synchronous buck stage is shown that is comprised of two power MOSFETs, HS_FET and LS_FET, an inductor, L_out, and output filter capacitor, C_filt. Also shown are the parasitic elements that create damped sinusoid noise that may be in contention with fCarrier. L_HSSRC, L_LSDRV, and CDS_LSFET are typically responsible for creating resonant noise on the VSW node. Other topologies may have different parasitic elements to consider. This waveform can couple to the output through C_ind and or circuit board parasitics and impose a voltage across R_Cfilr_ESR. This section is meant to help implementers identify and resolve noise problems in the design process before submitting PD designs to compliance testing.

C.1.2 Spurious Noise Test Setup and Calibration

Vsource

C_ind

Vsw

L_LSDR

C_filt

R_Cfilt_ESR

Figure C-2 Typical Synchronous Buck Power Stage with Parasitics

Measurement of in-band spurious noise from the power converter involves setting up measurement equipment with the correct scales and impedances. The process involves calibrating a known carrier signal in a test setup containing the correct source and load impedances with the power converter connected, but not operational. Once the test setup is calibrated, the operational noise can be evaluated. In order to simplify this test and to match industry standard communication test equipment, 50 Ohm terminations and dBm scaled measurements will be used.

Measurement of in-band spurious noise will require the use of:

- An RF signal generator capable of providing a *vTX* nominal (150mVrms), *fCarrier* nominal (23MHz) carrier sine wave into a 50 ohm load.
- An oscilloscope with at least 200MHz Bandwidth.
- A spectrum analyzer with better than -80dBm measurement capability and 2MHz/div scale capability at 23MHz center frequency setting.
- A low noise environment with less than -60dBm of RF noise at 13 to 33MHz.

Figure C-3 shows the test setup which includes both the Provider and Consumer to be connected using PD USB cables. During calibration the power converter and load impedances should be in place with the power converter turned off.




Figure C-3 Spurious Noise Measurement Test Setup

- 1) Using appropriately matched RF cabling configure the test setup as shown in Figure C-3 set the termination for both the signal generator and the spectrum analyzer to 50 ohms.
- 2) Set the signal generator to ((*vTX* minimum x 1.414) x 2) Peak to Peak (~282mV) at *fCarrier* nominal (23MHz). Confirm the level using an oscilloscope.
- 3) Set the spectrum analyzer to *fCarrier* nominal (23MHz) Center Frequency, fCarrier nominal ± 10MHz span and set the Resolution Bandwidth (RBW) to 10 KHz.
- 4) Confirm that the measured level on the Spectrum Analyzer is approximately 7 to -13 dBm (dBMilliwatts on 50 Ohms). Record the Baseline level (dBM Baseline).
- 5) Confirm that no spurious noise levels are present above -60dBm. If the noise floor is higher, it may be necessary to test in an environment with EMI shielding from radio noise sources.
- 6) Turn on the power converter and turn off the *fCarrier* nominal signal from the signal generator.
- 7) Confirm that the noise floor has not increased beyond (dBm_Baseline *snrSrc*). Reference Figure 7-5 for inband noise. The (dBm_Baseline *snrSrc*) represents the 0dB level in Figure 7-5. Confirm that all measured noise falls below the curve.

The same measurement can be made from the perspective of the Sink using a quiet source. In this case the frequency generator is placed on the Provider side and the signal generator is placed on the Consumer side. The levels would be compared to Figure 7-8 in this case.

* Noise levels should be validated across expected line and load conditions including expected combinations of USB Cable types and lengths.

C.2 Connector Detach Transients

The presence of inductive elements **z**Isolation_P and **z**Isolation_C will cause transient voltages to be presented to the transceiver inputs. This section describes this behavior and some protection methods that can be considered.




Figure C-4 Current Transients when Cable/Load Removed

As shown in Figure C-4, equal current is flowing in both isolation elements (zIsolation_P and zIsolation_C) within the Provider and Consumer just prior to detach. Inductive elements resist changes in current and will force voltage transients on VBUS_P and VBUS_C terminals just following detach. These high dv/dt rate voltages will AC couple through the coupling capacitors cAC-Coupling_P and cAC-Coupling_C. A positive going voltage transient will be presented on the Provider side and a negative going voltage transient will be presented on the Consumer side. Clamping elements should be included or the transceiver should be capable of absorbing the energy of the attach and detach events to prevent damage to the transceiver.




Figure C-5 shows the total energy that could be delivered during a detach event with the example $1\mu H$ inductor where:

$$Energy = \frac{LI^2}{2}$$

An external or integrated clamp should be implemented to absorb this energy and limit the applied voltage at the transceiver input.

C.3 Closed Loop Stability Effects

Addition of the isolation inductor as well as cable inductance will affect the small signal power stage response of a switch mode power converter PD implementation.

C.3.1 Basic Power Stage Small Signal AC Model

Figure C-6 shows a simplified diagram of the small signal power stage AC response including the parasitic elements that should be considered. Power stage response refers to the voltage regulation system around which a feedback loop will be applied. This model does not include modulator gain or dc gain in the power stage as it is only meant to display exemplary parasitic poles and zeroes in the typical system.




Figure C-6 Simplified Small Signal AC Model

The dominant pole of the power converter is set by Lout and C_Filt_P assuming the value of Lout is larger than (<code>zIsolation_P + Lcable + zIsolation_C</code>). Parasitic ESR (Equivalent Series Resistance) and ESL (Equivalent Series Inductance) form high frequency zeroes in the power stage response gain and phase. Phase distortion is introduced into the power stage response from (<code>zIsolation_P + Lcable + zIsolation_C</code>) interacting with C_Filt_C. Secondary high frequency poles and zeroes can degrade phase margin in the feedback loop of the power converter. These effects need to be modeled and accounted for when designing the feedback loop for stability and transient performance. Figure C-7 shows the resulting phase and gain impacts of the parasitics using the model in Figure C-6.

These traces compare the power stage phase and gain with and without isolation inductance. In this case, a phase boost is introduced which is not necessarily bad for compensation; however it is important for the designer to be aware of these effects to maintain predictable stability and transient response.




Figure C-7 Power Stage Phase And Gain with and without Isolation Inductors

It is important to note that worst case conditions tend to occur at:

- Light load (high Q Condition)
- Load capacitance highly tuned to series isolation inductance (high Q Condition)
- Main power converter LC pole (Lout, C_Filt_P) is selected too close to the parasitic LC ((zIsolation_P+zIsolation_C), C_Filt_C)

It is also important to note that selection of a C_Filt_C capacitor network that has parasitic ESR large enough to detune the dominant pole will help reduce the negative phase effects.

C.3.2 Feedback Past Isolation Inductor

It may be desirable to compensate the voltage loop past the Provider isolation inductor (*zIsolation*_P in order to eliminate the IR voltage drop due to the DC Resistance of the inductor. This further complicates the power stage response curve by placing the inductors reactance in series with the feedback path. Figure C-7 shows the same simple model with feedback measured past the isolation inductor.




Figure C-8 Simplified Small Signal AC Model (Feedback before and after Inductor zIsolation_P)

Figure C-8 compares power stage response with compensation taken before and after the **zIsolation_P** Provider isolation inductor. As can be seen in in Figure C-9, the phase and gain impacts are larger. A pole is created by the **zIsolation_P** inductor that forces a phase reduction beyond 180 degrees which will have to be accounted for in the compensation network.




Figure C-9 Simplified Small Signal AC Model (Feedback before and after Inductor zIsolation_P)

D. Standard-A Mating Illustrations

The following illustrations show the mating configurations between PD and non-PD Standard-A connectors. All dimensions are in mm.




Figure D-1 USB 3.1 Standard-A Plug with USB 2.0 PD or 3.1 PD Standard-A Receptacle

- 1) Plug does not contact to detect pins, then is identified as legacy USB3 plug.
- 2) The minimum clearance would be 0.1mm in the worst case which includes angled insertion case.




Figure D-2 USB 3.1 PD Standard-A Plug with USB 2.0 or 3.1 Standard-A Receptacle

- 1) Legacy receptacle does not have detect pins, so PD plug will work as normal USB3 plug.
- 2) Wipe length will be same as legacy USB combination since there would be clearance (0 MIN.) between receptacle and plug after completing mating.




Figure D-3 USB 2.0 PD or 3.1 PD Standard-A plug with USB 2.0 PD or 3.1 PD Standard-A receptacle

1) Connectors are identified as PD connectors due to connecting with detect pin.

2) Wipe length of detect pin is 0.37 +/- 0.3mm in normal mating condition.

contact detect pin.




Figure D-4 USB 2.0 PD or 3.1 PD Standard-A Plug with USB 2.0 Standard-A Receptacle

USB2 legacy receptacle does not have detect pins, so PD plug will work as normal USB2 plug.




Figure D-5 USB 2.0 Standard-A Plug with USB 2.0 or USB3.1 PD Standard-A Receptacle

- 1) USB2 legacy plug does not contact to detect pins, so plug is identified as legacy plug then perform as USB2.
- 2) There would be 0.33mm clearance. The minimum clearance would be 0.01mm in the worst case which includes angled insertion case.




Figure D-6 USB 2.0 Thin Card with USB 2.0 PD or 3.1 PD Standard-A Receptacle

- 1) USB2 thin card would be identified as thin card due to discontinuity with detect pin.
- 2) Detect pin would be displaced in case of standard receptacle. However it will not make electric connection as long as contact portion of thin card is insulator.




Figure D-7 USB 3.1 Thin Card with USB 2.0 PD or 3.1 PD Standard-A Receptacle

- 1) USB3 thin card would be identified as thin card due to discontinuity with detect pin.
- 2) Detect pin would be displaced in case of standard receptacle. However it will not make electric connection as long as contact portion of thin card is insulator.

E. Physical Layer Informative Material

This section contains informative material about the Physical Layer.

E.1 Squelch Budget

Figure E-1 Squelch Budget




Figure E-1 shows the signal levels in mV (rms) needed to illustrate the squelch budget for normal operation (*vSquelchOperating*) and cable-type detection operation (*vSquelchDetecting*). The transmission level of the signal is between 100mV and 200mV, or at least 26.5dB above a 3mV noise floor. During normal operation the nominal SNR is 25dB, packets with a signal level below 55mV may be discarded, and packets with a signal level below 35mV are discarded. This allows for at least 5.2dB of attenuation in the channel and at most 15dB. During plug-type detection the nominal SNR is 16.5dB, a signal level below 25mV may be discarded, and a signal level below 15mV must be discarded. This allows for at least 12dB of attenuation in the channel and at most 22.5dB.

F. PD Message Sequence Examples

The following examples are intended to show how the Device Policy Manager may operate and the sequence of Power Delivery messaging which will result. The aim of this section is to inform implementer's how some of the mechanisms detailed in this specification may be applied; it does not contain any normative requirements.

In these illustrations all A-Ports are assumed to implement the optional cold-socket functionality. V_{BUS} is only applied when an A-plug is inserted. In all cases Providers indicate all of the power they have available in their Capabilities and Consumers only take the power they need and give back what they cannot use. In the case of Hubs this means only taking sufficient power for the ports with A-plugs inserted.

All ports are assumed to be Enhanced SuperSpeed capable, with a default operating voltage of 5V and a unit load of 150mA. This 0.75W is assumed to be enough power to enable an externally powered device to maintain communication over USB and is enough to allow such a device to enumerate but not operate until more power is negotiated.

Although the Hubs in these illustrations support Power Delivery on both their UFPs and DFPs this is only one possible Hub implementation.

HDDs are assumed to spin up immediately after they are attached. This follows the typical operation of current systems.

Ideal power transmission is assumed so that there are no power losses through a device; in practice these would need to be taken into account when requesting power.

F.1 External power is supplied downstream




Figure F-1 External Power supplied downstream

Configuration:

1. Laptop with an AC supply. AC supply provides sufficient power to charge the laptop and, in addition, to provide up to 60W downstream via its Profile 4 Enhanced SuperSpeed Port.

2. Display 1 and Display 2 each require 30W to operate. Display 1 contains a Hub allowing Display 2 to be connected to Display 1. In USB suspend each Display will power down but can maintain USB connection using the PD power provided.

Table F-1 External power is supplied downstream

Step	Laptop	Display 1	Display 2	Device Policy Manager	PD Power (W)							
Displa	Display 1											
1	Connected to wall supply	Unattached	Unattached		0							
2	Display 1 attached, V _{BUS} powered.	Attached, drawing 5V@150mA.	Unattached		0.75							
3	Set of Source Capabilities sent including: 5V@2A (10W), 12V@3A (36W) and 20V@3A (60W). The externally powered and USB suspend bits are set.	Source Capabilities received	Unattached	Laptop determines its Source Capabilities based on its needs and the presence of a wall supply.	0.75							
4	Request received	Requests 20V@1.5A (30W) from laptop	Unattached	Display 1 knows it needs 20v@1.5A (30W) for its own operation, evaluates the supplied capabilities and determines that this is available.	0.75							
5	Sends Accept	Accept received	Unattached	Waiting for PS_RDY before drawing additional power.	0.75							
6	Sends PS_RDY	PS_RDY received. Starts drawing 20V@1.5A. Display 1 turns on and starts operating.	Unattached	Laptop evaluates the request, finds that it can meet this and so sends an accept.	30							
Displa	ay 2											
7	Powering Display 1	Detects attach	Attached, no V _{BUS}		30							


Step	Laptop	Display 1	Display 2	Device Policy Manager	PD Power (W)
8	Request received	Display 1 requests 20V@1.73A (34.6W) from Laptop.	Attached, no V _{BUS}	Display 1 detects attach and requests additional 4.5W of power for USB 3.1 Port.	30
9	Sends Accept	Accept received.	Attached, no V _{BUS}		34.6
10	Sends PS_RDY	PS_RDY received	Attached, no V _{BUS}		
11		Powers V _{BUS}	Attached, drawing 5V@150mA.		34.6
12		Sends out Source Capabilities including: 5V@0.9A to Display 2. The externally powered and USB suspend bits are set.	Source Capabilities received	Display 1 has 4.5W to allocate to Display 1. This is offered as a standard USB 3.1 Port.	34.6
13		Request received	Display 2 requests 5V@0.15A but indicates a Capability Mismatch. Display 2 remains off.	Display 2 decides it can manage to run its USB/PD function with 1 unit load but needs more power to function as a display.	34.6
14		Sends Accept	Accept received		34.6
15		Sends PS_RDY	PS_RDY received	Display 2 indicates a capability mismatch to the user.	34.6
16		Get Sink Capabilities sent	Get Sink Capabilities received	Display 1 needs to assess the capability mismatch by first determining what Display 2 actually needs.	34.6
17		Sink Capabilities received	Display 2 returns Sink Capabilities indicating operation at 20V@1.5A.		34.6

Step	Laptop	Display 1	Display 2	Device Policy Manager	PD Power (W)		
18	Request received	Display 1 requests 20V@3A (60W) from Laptop.		Display1 now knows what Display 2 needs and requests the additional power from the laptop.	34.6		
19	Sends Accept	Accept received.			34.6		
20	Sends PS_RDY	PS_RDY received		An additional 30W is now available to Display 1 to offer to Display 2.	60		
21		Sends out Source Capabilities including: 5V@0.9A and 20V@1.5A to Display 2. The externally powered and USB suspend bits are set.	Source Capabilities received	Now that Display 1 can power Display 2 correctly this power is offered by Display 1 via a new capabilities message.	60		
22		Request received	Display 2 requests 20V@1.5A.		60		
23		Sends Accept	Accept received	Display 1 determines that the request by Display 2 is within the offered capabilities so the request is accepted.	60		
24		Sends PS_RDY. Drawing 20V@3A from laptop.	PS_RDY received. Starts drawing 20V@1.5A, turns on and starts operating.	Display 2 now has the power it needs and can start working.	60		
USB S	USB Suspend						
25	Laptop OS goes into suspend (S3), V _{BUS} remains on but USB bus is also suspended.	Display 1 turns off but draws 50mW, 25mW to maintain PDUSB Hub functions. The additional 25mW is used to supply the Port used by Display 2.	Display 2 turns off but draws 25mW to maintain USB/PD functions.	No changes in Contract. This is a power reduction purely based on the USB state.	60		

Step	Laptop	Display 1	Display 2	Device Policy Manager	PD Power (W)
26	Laptop OS wakes up. USB is woken up.	Display 1 turns on and returns to drawing 20V@3A.	Display 2 turns on and returns to drawing 20V@1.5A.	No changes in PD Contract. This purely relates to USB bus state.	60

F.2 External power is supplied upstream

Figure F-2 External Power supplied upstream



Configuration:

- 1. Tablet with no AC supply. Tablet is a USB host and can use 12V@0.2A (1W) during normal operation and up to 12V@1A (12W) in order to charge.
- 2. Display 1 and Display 2 each require 30W to operate. Display 1 contains a Hub allowing Display 2 to be connected to Display 1. In USB suspend each Display will power down but can maintain USB connection using the PD power provided.
- 3. Display 2 has an AC supply connected. AC supply provides sufficient power to power Display 2 and, in addition, to provide up to 60W upstream via a Profile 4 Port.

Table F-2 External power is supplied downstream

Tablet Display 1 Display 2 Device Po

Step	Tablet	Display 1	Display 2	Device Policy Manager	PD Power (W)			
Disp	Display 1 - Dead Battery							
1	Unattached	Unattached	Connected to the wall supply and outputs vSafeDB every 10-15s on its UFP		0			

Step	Tablet	Display 1	Display 2	Device Policy Manager	PD Power (W)
2		Attached to Display 2	Display 1 attached		0
3		Dead battery negotiation	Dead battery negotiation		0
4		Attached to Display 2, drawing 5V@150mA (0.75W)	Providing 1 unit load to Display 1.		0.75
5		Source Capabilities received	Display2 sends out a set of capabilities including: 5V@2A (10W), 12V@3A (36W) and 20V@3A (60W). The externally powered and USB suspend bits are set.	Based on the capabilities of the wall supply and its own needs Display 2 calculates what it can offer upstream.	0.75
6		Display 1 requests 20V@1.5A (30W) from Display 2.	Request received	Display 1 knows it needs 30W to operate so it requests this amount.	0.75
7		Accept received	Sends Accept	Display 2 accepts the offer since it is within its capabilities.	0.75
8		PS_RDY received. Display 1 starts drawing power and turns on.	Sends PS_RDY	Display 2 indicates its power supply is ready to offer the power.	30
Tablet	t – Power Role Swap				
9	Tablet is attached to Display 1.	Attached, V _{BUS} powered.			30
10	Tablet sends out a set of capabilities including: 5V@0.5A (2.5W). The externally powered bit cleared and USB suspend bit set.	Capabilities received			30

Step	Tablet	Display 1	Display 2	Device Policy Manager	PD Power (W)
11	Request received	Display 1 requests 5V@0A from the Tablet. The externally powered and Dual-Role Power bits are set.		Display 1 has external power providing everything it needs so it does not request any more.	30
12	Sends Accept	Accept received.		No power has been requested from the Tablet so the tablet has no reason to Reject this.	30
13	Sends PS_RDY	PS_RDY received.		Table completes the Explicit Contract by sending PS_RDY.	30
14	Get Sink Capabilities received.	Sends Get Sink Capabilities		Display 1 has access to an external supply so it needs to check whether the Tablet upstream, which has no external supply, could use some power. Display 1 also knows that there is excess capacity, based on the last capabilities it received, which it is not currently using from Display 2.	30
15	The Tablet returns Sink Capabilities indicating that it is a Dual-Role and that it can use 12V@0.2A (2.4W) as a Sink.	Sink Capabilities received			30
16		Display 1 requests 20V@1.62A (32.4W) from Display 2.	Request received		30
17		Accept received	Sends Accept	Request is within the available power so Display 2 sends an accept.	30

Step	Tablet	Display 1	Display 2	Device Policy Manager	PD Power (W)
18		PS_RDY received	Sends PS_RDY	Display 2 indicates that the power supply is ready to supply the power.	32.4
19	PR_Swap received	Requests PR_Swap from Tablet.		Display 1 now offers to provide power to the Tablet by initiating a Power Role Swap.	32.4
20	Accept sent. Tablet turns off its V _{BUS} supply.	Accept received.		Tablet is happy to accept a Power Role Swap from any device offering it power.	32.4
21	Send PS_RDY	PS_RDY received. Display 1 turns on its V _{BUS} supply		Tablet indicates that its supply has been turned off.	32.4
22	PS_RDY received.	PS_RDY sent.		Display 1 indicates that its power supply is ready so the Tablet starts drawing power.	32.4
23	Source Capabilities received	Display 1 sends out a set of capabilities to the Tablet including: 5V@0.48A (2.4W), 12V@0.2A (2.4W) and 20V@0.12 (2.4W). The externally powered and USB suspend bits are set.			32.4
24	The Tablet requests 12V@0.2A.	Request received.		Tablet can now request the power it needs.	32.4
25	Accept received	Accept sent		Power is within the capabilities of Display 1 so it accepts the request.	32.4
26	PS_RDY received. The Tablet starts drawing 12V@0.2A.	PS_RDY sent		Display 1 indicates that its power supply is ready so the tablet starts drawing the power.	32.4


Step	Tablet	Display 1	Display 2	Device Policy Manager	PD Power (W)
Table	t – Charge				
27	Tablet requests 12V@0.2A (2.4W) from Display 1. The Tablet needs to charge and so sets the Capability Mismatch bit and the No USB Suspend bit.	Request received.		Tablet needs to charge but the power offered is not sufficient. Since Display 1 claims to have an external supply the Tablet will try to get more power using the Capability Mismatch Flag.	32.4
28	Accept received	Accept sent		A valid request has been made so Display 1 accepts the request.	32.4
29	PS_RDY received	PS_RDY received		Tablet indicates a capability mismatch to the user.	32.4
30	Get Sink Capabilities received.	Get Sink Capabilities sent		Due to the Capability Mismatch Flag Display 1 requests Sink Capabilities from the Tablet.	32.4
31	The Tablet returns Sink capabilities containing: 12V@1A (12W). The externally powered bit is cleared.	Sink Capabilities received			32.4

Step	Tablet	Display 1	Display 2	Device Policy Manager	PD Power (W)
32		Display 1 requests 20V@2.1A (42W) from Display 2. The No Suspend Bit is set to reflect the request from the Tablet.	Request received	Since the Tablet requires an additional 12W of power, and Display 1 knows that this is available from Display 2 based on the last Capabilities received so it requests it. In addition the Request from the Tablet indicated that it wanted No Suspend so this is reflected upwards.	32.4
33		Accept received	Sends Accept	Display 2 has 42W available and so accepts the request.	42
34		PS_RDY received	Sends PS_RDY	Display 2 completes the Explicit Contract but at this point has not accepted that power can be drawn during suspend.	42
35		Source Capabilities received	Display2 sends out a new set of capabilities including: 5V@2A (10W), 12V@3A (36W) and 20V@3A (60W). The externally powered and USB suspend bits is now set to zero.	Based on the capabilities of the wall supply and its own needs Display 2 calculates what it can offer upstream. It decides that it can continue to supply the power even during USB suspend and so resets the USB suspend bit.	42

Step	Tablet	Display 1	Display 2	Device Policy Manager	PD Power (W)
36		Display 1 requests 20V@2.1A (42W) from Display 2. The No Suspend Bit is set to reflect the request from the Tablet.	Request received	Display 1 repeats its request since a new set of Capabilities have been sent out.	42
37		Accept received	Sends Accept	Display 2 has 42W available, even during suspend, and so accepts the request.	42
38		PS_RDY received	Sends PS_RDY	Display 2 completes the Explicit Contract.	42
39	Capabilities received	Display 1 sends out a set of capabilities to the Tablet including: 5V@0.5A (2.5W), 12V@1A (12W) and 20V@0.6A (12W). The externally powered bit is set and USB suspend bit is cleared.		Display 1 now has the additional power available and so offers this to the Tablet.	42
40	Tablet requests 12V@1A (12W) from Display 1.	Request received.		Tablet is being offered the power it needs to charge and so the Tablet requests this from Display 1.	42
41	Accept received	Sends Accept		Request is within the available Display 1's available power and so it accepts the request.	42
42	PS_RDY received. Tablet starts drawing 12V@1A from Display 1 and starts to charge.	Sends PS_RDY		Display 1 indicates its supply is ready to supply power.	42

F.3 Giving back power

Figure F-3 Giving Back Power



Configuration:

- 1. Laptop with an AC supply. AC supply provides sufficient power to charge the laptop and, in addition, to provide up to 60W downstream via a Profile 4 Port.
- 2. A Hub with 4 downstream ports which initially provides 1 unit load (150mA) per Port plus 1 unit load for its internal functions.
- 3. Two Hard Disk Drives both of which require 20V@0.5A (10W) to spin up and 20V@0.25A (5W) while being accessed.
- 4. A phone which uses 5V@2A (10W) to charge and can give back all of this power when requested.

Table F-3 Giving back power

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)				
Connect H	Connect Hub								
1	Connected to wall supply	Unattached	Unattached		Default				
2	Hub is attached	Attached, V _{BUS} powered			Default				

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
3	Laptop sends out a set of capabilities including: 5V@2A (10W), 12V@3A (36W), 20V@3A (60W). The externally powered and USB suspend bits are set.	Source Capabilities received		Laptop sends out details of all available power via external supply	Default
4	The Hub requests 5V@0.15A. This is the power for the Hubs internal operation.	Request received		Hub needs 1 unit load for its own operation and so requests this amount.	Default
5	Send Accept	Accept received		Laptop evaluates request and it is within its available power.	0.75
6	Send PS_RDY	PS_RDY received. Starts to draw 5V@0.15A		Laptop indicates that its power supply is ready.	0.75
Connect H	ard Disk Drive 1				
7		Attached detected.	Hard Disk Drive 1 is attached to one of the downstream ports of the Hub.		0.75
8	Request received	The Hub requests 5V@0.3A (1.5W) from the Laptop.		Hub needs 0.75W for its own operation plus 0.75W for USB communication on one Port.	0.75
9	Accept sent	Accept received		Request is within available power so the laptop accepts.	1.5
10	PS_RDY sent	PS_RDY received		Laptop indicates that its power supply is ready	1.5

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
11		Hub turns on V _{BUS} and sends out a set of capabilities to Hard Disk Drive 1 including: 5V@0.15A. The externally powered and USB suspend bits are set.	Source Capabilities received		1.5
12		Request received	Hard Disk Drive 1 requests 5V@0.15A from the Hub.	Hard Disk Drive 1 only needs one unit load when not operating so requests this.	1.5
13		Accept sent	Accept received	Request is within available power so the Hub accepts.	1.5
14		PS_RDY sent	PS_RDY received. The Hard Disk Drive starts drawing 1 unit load 5V@0.15A.	Laptop indicates its power supply is ready and the Hard Disk Drive starts drawing power.	1.5
Hard Disk	Drive 1 spin up				
15		Request received	Hard Disk Drive 1 requests 5V@0.15A from the Hub but sets the Capability Mismatch bit.	Hard Disk Drive 1 needs 20V@0.5A to spin up but this is not available so it re-requests the available power flagging a capability mismatch.	1.5
16		Accept sent	Accept received	Request is within available power so the Hub accepts.	1.5
17		PS_RDY sent	PS_RDY received	Hard Disk Drive 1 indicates a capability mismatch to the user.	1.5

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
18		The Hub requests the Sink Capabilities from Hard Disk Drive 1.	Get Sink Capabilities received	Due to the Capability Mismatch the Hub needs to determine what Hard Disk Drive 1 actually needs	1.5
19		Sink Capabilities received	Hard Disk Drive 1 returns capabilities indicating that it requires 20V@0.5A.		1.5
20	Request received	The Hub requests 20V@0.54A (10.8W) from the Laptop.		The Hub evaluates that it now needs 0.75W for the Hub and 10W for Hard Disk Drive 1.	1.5
21	Accept sent	Accept received		Power request from the Hub is within the Laptop's capabilities so the Laptop accepts the request.	10.8
22	PS_RDY sent	PS_RDY received		Laptop completes the Explicit Contract.	10.8
23		Hub sends out a set of capabilities to Hard Disk Drive 1 including: 5V@0.5A and 20V@0.5A. The externally powered and USB suspend bits are set.	Source Capabilities received	Hub now offers Hard Disk Drive 1 what it needs.	10.8
24		Request received	Hard Disk Drive 1 requests 20V@0.5A operating current and indicates 20V@0.5A maximum current.	Hard Disk Drive 1 is operating at its maximum current to spin up so sets operating current = maximum current.	10.8
25		Accept sent	Accept received	Request is within the Hubs capabilities so it accepts.	10.8

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
26		PS_RDY sent	PS_RDY received. Hard Disk Drive 1 starts to draw 20V@0.5A and spins up.	Hub indicates its power supply is ready so Hard Disk Drive 1 starts to draw power.	10.8
27		Request received	Once spun up Hard Disk Drive 1 requests 20V@0.25A operating current and 20V@0.5A maximum current.	Hard Disk Drive 1 is operating at a lower current so sets operating current < maximum current.	10.8
28		Accept sent	Accept received	The Hub will maintain a Power Reserve of 20V@0.25A (5W) for Hard Disk Drive 1 in addition to the 20V@0.25A (5W) it is currently using.	10.8
29		PS_RDY sent	PS_RDY received	Hub completes the Explicit Contract.	10.8
Hard Disk	Drive 2 spin up				
30		Attach detected	Hard Disk Drive 2 is attached to one of the downstream ports of the Hub.		10.8
31	Request received	The Hub requests 20V@0.58A (11.6W) from the Laptop.		The Hub needs 0.75W for itself, 0.75W for USB communication on one Port, 5W for Hard Disk Drive 1 operation and 5W for the Power Reserve.	10.8

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
32	Accept sent	Accept received		Power request from the Hub is within the Laptop's capabilities so it accepts the request.	10.8
33	PS_RDY sent	PS_RDY received		Laptop indicates its power supply is ready.	11.6
34		Hub sends out a set of capabilities to Hard Disk Drive 2 including: 5V@0.15A. The externally powered and USB suspend bits are set.	Source Capabilities received by Hard Disk Drive 2	Hub offers Hard Disk Drive 2 enough power to enumerate.	11.6
35		Request received	Hard Disk Drive 2 requests 5V@0.15A from the Hub.		11.6
36		Accept sent to Hard Disk Drive 2	Accept received by Hard Disk Drive 2	Request is within available capabilities so the Hub accepts	11.6
37		PS_RDY sent to Hard Disk Drive 2.	PS_RDY received. Hard Disk Drive 2 starts drawing 5V@0.15A.	Hard Disk Drive 2 takes the power that it needs	11.6
Phone cha	irge				
38		Attach detected	The phone is attached to one of the downstream ports of the Hub.		11.6

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
39	Request received	The Hub Requests 20V@0.62A (12.4W) from the Laptop.		The Hub needs 0.75W for itself, 1.5W for USB communications on two ports (Hard Disk Drive 1 and the Phone), 5W for Hard Disk Drive 1 operation and 5W for the Power Reserve.	11.6
40	Accept sent	Accept received		Request is within available capabilities so the Laptop accepts	12.4
41	PS_RDY sent	PS_RDY received		Laptop indicates that its power supply is ready.	12.4
42		The Hub powers V _{BUS} and sends out a set of capabilities to the Phone including: 5V@0.15A. The externally powered and USB suspend bits are set.	Source Capabilities received by the Phone	The Hub offers the Phone 1 unit load to enumerate.	12.4
43		Request received from the Phone	The Phone requests 5V@0.15A from the Hub but sets the Capability Mismatch bit.	The Phone would like to charge and so indicates this fact through the Capability Mismatch bit.	12.4
44		Accept sent	Accept received	Request is within available capabilities so the Hub accepts	12.4
45		PS_RDY sent	PS_RDY received	Hub indicates that its power supply is ready	12.4

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
46		The Hub requests the Sink Capabilities from the phone.	Get Sink Capabilities received by the Phone	Due to the Capability Mismatch the Hub needs to determine what the Phone actually needs	12.4
47		Sink Capabilities received from the Phone	The Phone returns capabilities indicating that it requires 5V@2A.	Phone returns the Capabilities it needs to charge	12.4
48	Request received	The Hub Requests 20V@1.12A (22.4W) from the Laptop.		The Hub needs 0.75W for itself, 0.75W for Hard Disk Drive 2, 10W for the phone, 5W for Hard Disk Drive 1 operation and 5W for the Power Reserve.	12.4
49	Accept sent	Accept received		Request is within available capabilities so the Laptop accepts	12.4
50	PS_RDY sent	PS_RDY received		Laptop indicates that its power supply is ready.	22.4
51		The Hub sends out a set of capabilities to the Phone including: 5V@2A. The externally powered and USB suspend bits are set.	Source Capabilities received by the Phone	The Hub now has the power that the Phone needs and so sends out a new set of Capabilities.	22.4
52		Request received from the Phone	The Phone requests 5V@2A from the Hub and sets the No USB Suspend bit since it needs to charge constantly. It sets the GiveBack flag and sets the Minimum Operating Current to 5V@0A.	The Phone requests the power it needs to charge. It asks for the USB Suspend requirement to be removed.	22.4

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
53		Accept sent to the Phone	Accept received by the Phone		22.4
54		PS_RDY sent to the phone.	PS_RDY received by the phone. Phone starts to charge 5V@2A but has to follow USB Suspend rules		22.4
55	Request received	The Hub Requests 20V@0.83A (16.6W) from the Laptop but sets the No USB Suspend bit.		The Hub needs 0.75W for itself, 0.75W for Hard Disk Drive 2, 10W for the phone (includes the Power Reserve of 5W), and 5W for Hard Disk Drive 1 operation. It requests for USB Suspend rule to be removed.	22.4
56	Accept sent	Accept received		Request is within available capabilities so the Laptop accepts. Note that the request for No Suspend has not been acted on by the Laptop. USB Suspend rules apply until the Laptop sends out new Source Capabilities with the USB Suspend bit cleared.	22.4
57	PS_RDY sent	PS_RDY received		Laptop indicates that its power supply is ready.	16.6

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
Hard Disk	Drive 2 spin up				
58		Request received from Hard Disk Drive 2	Hard Disk Drive 2 requests 5V@0.15A from the Hub but sets the Capability Mismatch bit.	Hard Disk Drive 2 needs more power to spin up and so indicates a Capability Mismatch	16.6
59		Accept sent	Accept received	The request is within its capabilities so the Hub accepts.	16.6
60		PS_RDY sent	PS_RDY received	The Hub indicates that its power supply is ready.	16.6
61		The Hub requests the Sink Capabilities from Hard Disk Drive 2.	Get Sink Capabilities received by Hard Disk Drive 2	Due to the Capability Mismatch the Hub has to determine what Hard Disk Drive 2 needs	16.6
62		Sink Capabilities received	Hard Disk Drive 2 returns capabilities indicating that it requires 20V@0.5A maximum current.		16.6
63		The Hub instructs the Phone to Goto Minimum operation.	Goto Min received by the Phone	Hub assess that there is additional power available from the Phone and so tells it to Goto Min. In this case it is reallocating the Phone's Charging power as the Power Reserve for the Hard Disk Drives.	16.6
64			The Phone drops to zero current draw.		16.6
65		PD_RDY sent	PS_RDY received.	Hub indicates that its power supply has changed to the new level.	16.6

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
66	Request received	The Hub Requests 20V@1.04A (20.8W) from the Laptop		The Hub has an additional 10W from the Phone but needs 5W more to maintain its Power Reserve. The Hub needs 0.75W for itself, 10W for Hard Disk Drive 2, 5W for the Power Reserve, 5W for Hard Disk Drive 1 operation.	16.6
67	Accept sent	Accept received		Request is within available capabilities so the Laptop accepts.	16.6
68	PS_RDY sent	PS_RDY received		Laptop indicates that its power supply is ready.	20.8
69		Hub sends out a set of capabilities to Hard Disk Drive 2 including: 5V@0.5A and 20V@0.5A. The externally powered and USB suspend bits are set.	Source Capabilities received by Hard Disk Drive 2	The Hub now has the power that Hard Disk Drive 2 needs so it sends out new Capabilities.	20.8
70		Request received from Hard Disk Drive 2	Hard Disk Drive 2 requests 20V@0.5A operating current and 20V@0.5A.	Hard Disk Drive 2 requests what it needs to spin up.	20.8
71		Accept sent to Hard Disk Drive 2	Accept received by Hard Disk Drive 2	The Hub assesses that the request is within its Capabilities so it accepts.	20.8
72		PS_RDY sent.	PS_RDY sent. Hard Disk Drive 2 starts to draw 20V@0.5A and spins up.		20.8

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
73		Request received from Hard Disk Drive 2	Once spun up Hard Disk Drive 2 requests 20V@0.25A operating current and 20V@0.5A maximum current.	Hard Disk Drive 2 no longer needs the additional power so it gives back what it does not need.	20.8
74		Accept sent to Hard Disk Drive 2	Accept received by Hard Disk Drive 2	The Hub assesses that the request is within its Capabilities so it accepts.	20.8
75		PS_RDY sent to Hard Disk Drive 2.	PS_RDY received by Hard Disk Drive 2.	The Hub indicates that its power supply is ready.	20.8
76		The Hub sends out a set of capabilities to the Phone including: 5V@2A. The externally powered bit is set and the USB suspend bit is set.	Source Capabilities received by the Phone	The Hub now has the power available to charge the phone so it sends out new Capabilities	20.8
77		Request received from the Phone	The Phone requests 5V@2A operating current from the Hub and sets the No USB Suspend bit since it needs to charge constantly. It sets the GiveBack flag and sets the Minimum Operating Current to 5V@0A.	The Phone requests the power it needs to charge. It asks for the USB Suspend requirement to be removed.	20.8
78		Accept sent to the Phone	Accept received by the Phone	The Hub assesses that the request is within its Capabilities so it accepts but maintains USB Suspend rules.	20.8

Step	Laptop	Hub	Peripherals	Device Policy Manager	Hub Power (W)
79		PS_RDY sent to the Phone.	PS_RDY received by the Phone. The phone starts to draw 5V@2A but has to follow USB Suspend.	The Hub has allocated 0.75W for itself, 5W for Hard Disk Drive 2, 10W for the Phone (including 5W for the Power Reserve), and 5W for Hard Disk Drive 1 operation.	20.8

G. VDM Command Examples

G.1 Discover Identity Example

G.1.1 Discover Identity Command request

Table G-1 below shows the contents of the key fields in the Message Header and VDM header for an Initiator sending a *Discover Identity* Command request.

Table G-1 Discover Identity Command request from Initiator Example

Bit(s)	Field	Value			
Message	Message Header				
15	Reserved	0			
1412	Number of Data Objects	1 (VDM Header)			
119	MessageID	07			
8	Port Power Role	0 or 1			
76	Specification Revision	01b			
54	Reserved	0			
30	Message Type	1111b (Vendor Defined Message)			
VDM He	ader				
B3116	Standard or Vendor ID (SVID)	0xFF00 (<i>PD SID</i>)			
B15	VDM Type	1 (Structured VDM)			
B1413	Structured VDM Version	00b (Version 1.0)			
B1211	Reserved	00b			
B108	Object Position	000b			
B76	Command Type	00b (Initiator)			
B5	Reserved	0			
B40	Command ¹	1 (Discover Identity)			

G.1.2 Discover Identity Command response – Active Cable

Table G-2 shows the contents of the key fields in the Message Header and VDM header for a Responder returning VDOs in response to a *Discover SVIDs* Command request. In this illustration, the responder is an active Gen2 cable which supports Modal Operation.

Table G-2 Discover Identity Command response from Active Cable Responder Example

Bit(s)	Field	Value
Message Header		
15	Reserved	0

Bit(s)	Field	Value
1412	Number of Data Objects	4 (VDM Header + ID Header + Cer Stat VDO + Cable VDO)
119	MessageID	07
8	Port Power Role	0 or 1
76	Specification Revision	01b
54	Reserved	0
30	Message Type	1111b (Vendor Defined Message)
VDM He	eader	
B3116	Standard or Vendor ID (SVID)	0xFF00 (<i>PD SID</i>)
B15	VDM Type	1 (Structured VDM)
B1413	Structured VDM Version	00b (Version 1.0)
B1211	Reserved	00b
B108	Object Position	000b
B76	Command Type	01b (Responder ACK)
B5	Reserved	0
B40	Command	2 (Discover Identity)
ID Head	ler	
B31	Data Capable as USB Host	0 (not data capable as a Host)
B30	Data Capable as a USB Device	0 (not data capable as a Device)
B2927	Product Type	100b (Active Cable)
B26	Modal Operation Supported	1 (supports Modes)
B2516	Reserved. Shall be set to zero.	0
B150	16-bit unsigned integer. USB Vendor ID	USB-IF assigned VID for this cable vendor
Cert Sta	t VDO	
B3120	Reserved, shall be set to zero.	0
B190	20-bit unsigned integer	USB-IF assigned TID for this cable
Cable V	DO	
B3128	Cable HW Version	Cable HW version number (vendor defined)
B2724	Cable Firmware Version	Cable FW version number (vendor defined)
B2320	Reserved	0
B1918	Type-C to Type-A/B/C	10b (Type-C)
B17	Type-C to Plug/Receptacle	0 (Plug)
B1613	Cable Latency	0001b (<10ns (~1m))
B1211	Cable Termination Type	11b (Both ends Active, VCONN required)
B10	SSTX1 Directionality Support	0 (Fixed)

Bit(s)	Field	Value
В9	SSTX2 Directionality Support	0 (Fixed)
В8	SSRX1 Directionality Support	0 (Fixed)
В7	SSRX2 Directionality Support	0 (Fixed)
B65	V _{BUS} Current Handling Capability	01b (3A)
B4	V _{BUS} through cable	1 (Yes)
В3	SOP" controller present?	1 (SOP" controller present)
B20	USB Superspeed Signaling Support	010b (<i>[USB3.1]</i> Gen1 and Gen2)

G.1.1 Discover Identity Command response – Hub

Table G-2 shows the contents of the key fields in the Message Header and VDM header for a Responder returning VDOs in response to a *Discover SVIDs* Command request. In this illustration, the responder is a Hub

Table G-3 Discover Identity Command response from Active Cable Responder Example

Bit(s)	Field	Value
Message	e Header	•
15	Reserved	0
1412	Number of Data Objects	4 (VDM Header + ID Header + Cer Stat VDO + Product VDO)
119	MessageID	07
8	Port Power Role	0 or 1
76	Specification Revision	01b
54	Reserved	0
30	Message Type	1111b (Vendor Defined Message)
VDM He	ader	
B3116	Standard or Vendor ID (SVID)	0xFF00 (<i>PD SID</i>)
B15	VDM Type	1 (Structured VDM)
B1413	Structured VDM Version	00b (Version 1.0)
B1211	Reserved	00b
B108	Object Position	000b
B76	Command Type	01b (Responder ACK)
B5	Reserved	0
B40	Command	2 (Discover Identity)
ID Head	er	
B31	Data Capable as USB Host	0 (not data capable as a Host)
B30	Data Capable as a USB Device	1 (data capable as a Device)
B2927	Product Type	001b (Hub)
B26	Modal Operation Supported	0 (doesn't support Modes)

Bit(s)	Field	Value	
B2516	Reserved. Shall be set to zero.	0	
B150	16-bit unsigned integer. USB Vendor ID	USB-IF assigned VID for this hub vendor	
Cert Sta	t VDO		
B3120	Reserved, shall be set to zero.	0	
B190	20-bit unsigned integer	USB-IF assigned TID for this hub	
Product	Product VDO		
B3116	16-bit unsigned integer. USB Product ID	Product ID assigned by the hub vendor	
B150	16-bit unsigned integer. bcdDevice	Device version assigned by the hub vendor	

G.2 Discover SVIDs Example

G.2.1 Discover SVIDs Command request

Table G-4 below shows the contents of the key fields in the Message Header and VDM header for an Initiator sending a *Discover SVIDs* Command request.

Table G-4 Discover SVIDs Command request from Initiator Example

Bit(s)	Field	Value	
Message	Message Header		
15	Reserved	0	
1412	Number of Data Objects	1 (VDM Header)	
119	MessageID	07	
8	Port Power Role	0 or 1	
76	Specification Revision	01b	
54	Reserved	0	
30	Message Type	1111b (Vendor Defined Message)	
VDM He	ader		
B3116	Standard or Vendor ID (SVID)	0xFF00 (<i>PD SID</i>)	
B15	VDM Type	1 (Structured VDM)	
B1413	Structured VDM Version	00b (Version 1.0)	
B1211	Reserved	00b	
B108	Object Position	000Ь	
B76	Command Type	00b (Initiator)	
B5	Reserved	0	
B40	Command ¹	2 (Discover SVIDs)	

G.2.1 Discover SVIDs Command response

Table G-5 shows the contents of the key fields in the Message Header and VDM header for a Responder returning VDOs in response to a *Discover SVIDs* Command request. In this illustration, the value 3 in the Message Header

indicates that one VDO containing the supported SVIDs would be returned followed by a terminating VDO. Note that the last VDO returned (the terminator of the transmission) contains zero value SVIDs. If a SVID value is zero, it is ignored.

Table G-5 Discover SVIDs Command response from Responder Example

Bit(s)	Field	Value	
Message	Message Header		
15	Reserved	0	
1412	Number of Data Objects	3 (VDM Header + 2*VDO)	
119	MessageID	07	
8	Port Power Role	0 or 1	
76	Specification Revision	01b	
54	Reserved	0	
30	Message Type	1111b (Vendor Defined Message)	
VDM He	ader		
B3116	Standard or Vendor ID (SVID)	0xFF00 (<i>PD SID</i>)	
B15	VDM Type	1 (Structured VDM)	
B1413	Structured VDM Version	00b (Version 1.0)	
B1211	Reserved	00b (Reserved)	
B108	Object Position	000b	
B76	Command Type	01b (Responder ACK)	
B5	Reserved	0	
B40	Command	2 (Discover SVIDs)	
VDO 1	VDO 1		
B3116	SVID 0	SVID value	
B150	SVID 1	SVID value	
VDO 2			
B3116	SVID 2	0x0000	
B150	SVID 3	0x0000	

G.3 Discover Modes Example

G.3.1 Discover Modes Command request

Table G-6 shows the contents of the key fields in the Message Header and VDM header for an Initiator sending a **Discover Modes** Command request. The Initiator of the **Discover Modes** Command sequence sends a Message Header with the Number of Data Objects field set to 1 followed by a VDM Header with the Command Type (B7..6) set to zero indicating the Command is from an Initiator and the Command (B4..0) is set to 3 indicating Mode discovery.

Table G-6 Discover Modes Command request from Initiator Example

Bit(s)	Field	Value
Page 528	U	SB Power Delivery Specification Revision 2.0, Version 1.0.

Bit(s)	Field	Value
Message	e Header	
15	Reserved	0
1412	Number of Data Objects	1 (VDM Header)
119	MessageID	07
8	Port Power Role	0 or 1
76	Specification Revision	01b
54	Reserved	0
30	Message Type	1111b (Vendor Defined Message)
VDM He	ader	
B3116	Standard or Vendor ID (SVID)	SVID for which Modes are being requested
B15	VDM Type	1 (Structured VDM)
B1413	Structured VDM Version	00b (Version 1.0)
B1211	Reserved	00b
B108	Object Position	000b
B76	Command Type	00b (Initiator)
B5	Reserved	0
B40	Command ¹	3 (Discover Modes)

G.3.2 Discover Modes Command response

The Responder to the *Discover Modes* Command request returns a Message Header with the Number of Data Objects field set to a value of 1 to 7 (the actual value is the number of Mode objects plus one) followed by a VDM Header with the Message Source (B5) set to 1 indicating the Command is from a Responder and the Command (B4..0) set to 2 indicating the following objects describe the Modes the device supports. If the ID is a VID, the structure and content of the VDO is left to the vendor. If the ID is a SID, the structure and content of the VDO is defined by the Standard.

Table G-7 shows the contents of the key fields in the Message Header and VDM header for a Responder returning VDOs in response to a *Discover Modes* Command request. In this illustration, the value 2 in the Message Header indicates that the device is returning one VDO describing the Mode it supports. It is possible for a Responder to report up to six different Modes.

Table G-7 Discover Modes Command response from Responder Example

Bit(s)	Field	Value
Message	e Header	
15	Reserved	0
1412	Number of Data Objects	2 (VDM Header + 1 Mode VDO)
119	MessageID	07
8	Port Power Role	0 or 1
76	Specification Revision	01b
54	Reserved	0

Bit(s)	Field	Value
30	Message Type	1111b (Vendor Defined Message)
VDM He	ader	
B3116	Standard or Vendor ID (SVID)	SVID for which Modes were requested
B15	VDM Type	1 (Structured VDM)
B1413	Structured VDM Version	00b (Version 1.0)
B1211	Reserved	00b
B108	Object Position	000b
B76	Command Type	01b (Responder ACK)
B5	Reserved	0
B40	Command	3 (Discover Modes)
Mode VDO		
B310	Mode 1	Standard or Vendor defined Mode value

G.4 Enter Mode Example

G.4.1 Enter Mode Command request

The Initiator of the *Enter Mode* Command request sends a Message Header with the Number of Data Objects field set to 1 followed by a VDM Header with the Message Source (B5) set to zero indicating the Command is from an Initiator and the Command (B4..0) set to 4 to request the Responder to enter its mode of operation and sets the Object Position field to the desired functional VDO based on its offset as received during Discovery.

Table G-8 shows the contents of the key fields in the Message Header and VDM header for an Initiator sending an *Enter Mode* Command request.

Table G-8 Enter Mode Command request from Initiator Example

Bit(s)	Field	Value	
Message	e Header		
15	Reserved	0	
1412	Number of Data Objects	1 (VDM Header)	
119	MessageID	07	
8	Port Power Role	0 or 1	
76	Specification Revision	01b	
54	Reserved	0	
30	Message Type	1111b (Vendor Defined Message)	
VDM He	VDM Header		
B3116	Standard or Vendor ID (SVID)	SVID for the Mode being entered	
B15	VDM Type	1 (Structured VDM)	
B1413	Structured VDM Version	00b (Version 1.0)	
B1211	Reserved	00b	

Bit(s)	Field	Value
B108	Object Position	001b (a one in this field indicates a request to enter the first Mode in list returned by Discover Modes)
B76	Command Type	00b (Initiator)
B5	Reserved	0
B40	Command ¹	4 (Enter Mode)

G.4.2 Enter Mode Command response

The Responder that is the target of the *Enter Mode* Command request shall send a Message Header with the Number of Data Objects field set to a value of 1 followed by a VDM Header with the Command Source (B5) set to 1 indicating the response is from a Responder and the Command (B4..0) set to 4 indicating the Responder has entered the Mode and is ready to operate.

Table G-9 shows the contents of the key fields in the Message Header and VDM header for a Responder sending an *Enter Mode* Command response with an ACK.

Table G-9 Enter Mode Command response from Responder Example

Bit(s)	Field	Value	
Message	Message Header		
15	Reserved	0	
1412	Number of Data Objects	1 (VDM Header)	
119	MessageID	07	
8	Port Power Role	0 or 1	
76	Specification Revision	01b	
54	Reserved	0	
30	Message Type	1111b (Vendor Defined Message)	
VDM He	ader		
B3116	Standard or Vendor ID (SVID)	SVID for the Mode entered	
B15	VDM Type	1 (Structured VDM)	
B1413	Structured VDM Version	00b (Version 1.0)	
B1211	Reserved	00b	
B108	Object Position	001b (offset of the Mode entered)	
B76	Command Type	01b (Responder ACK)	
B5	Reserved	0	
B40	Command	4 (Enter Mode)	

G.5 Exit Mode Example

G.5.1 Exit Mode Command request

The Initiator of the *Exit Mode* Command request sends a Message Header with the Number of Data Objects field set to 1 followed by a VDM Header with the Message Source (B5) set to zero indicating the Command is from an Initiator and the Command (B4..0) set to 5 to request the Responder to exit its Mode of operation.

Table G-10 shows the contents of the key fields in the Message Header and VDM header for an Initiator sending an *Exit Mode* Command request.

Table G-10 Exit Mode Command request from Initiator Example

Bit(s)	Field	Value	
Message	Message Header		
15	Reserved	0	
1412	Number of Data Objects	1 (VDM Header)	
119	MessageID	07	
8	Port Power Role	0 or 1	
76	Specification Revision	01b	
54	Reserved	0	
30	Message Type	1111b (Vendor Defined Message)	
VDM He	ader		
B3116	Standard or Vendor ID (SVID)	SVID for the Mode being exited	
B15	VDM Type	1 (Structured VDM)	
B1413	Structured VDM Version	00b (Version 1.0)	
B1211	Reserved	00b	
B108	Object Position	001b (identifies the previously entered Mode by its Object Potision that is to be exited)	
B76	Command Type	00b (Initiator)	
B5	Reserved	0	
B40	Command ¹	5 (Exit Mode)	

G.5.2 Exit Mode Command response

The Responder that receives the *Exit Mode* Command request sends a Message Header with the Number of Data Objects field set to a value of 1 followed by a VDM Header with the Message Source (B5) set to 1 indicating the Command is from a Responder and the Command (B4..0) set to 5 indicating the Responder has exited the Mode and has returned to normal USB operation.

Table G-11 shows the contents of the key fields in the Message Header and VDM header for a Responder sending an *Exit Mode* Command ACK response.

Table G-11 Exit Mode Command response from Responder Example

Bit(s)	Field	Value	
Message	Message Header		
15	Reserved	0	
1412	Number of Data Objects	1 (VDM Header)	
119	MessageID	07	
8	Port Power Role	0 or 1	
76	Specification Revision	01b	
54	Reserved	0	
30	Message Type	1111b (Vendor Defined Message)	
VDM He	ader		
B3116	Standard or Vendor ID (SVID)	SVID for the Mode exited	
B15	VDM Type	1 (Structured VDM)	
B1413	Structured VDM Version	00b (Version 1.0)	
B1211	Reserved	00b	
B108	Object Position	001b (offset of the Mode to be exited)	
B76	Command Type	01b (Responder ACK)	
B5	Reserved	0	
B40	Command	5 (Exit Mode)	

G.6 Attention Example

G.6.1 Attention Command request

The Initiator of the *Attention* Command request sends a Message Header with the Number of Data Objects field set to 1 followed by a VDM Header with the Message Source (B5) set to zero indicating the Command is from an Initiator and the Command (B4..0) set to 6 to request attention from the Responder.

Table G-10 shows the contents of the key fields in the Message Header and VDM header for an Initiator sending an *Attention* Command request.

Table G-12 Attention Command request from Initiator Example

Bit(s)	Field	Value
Message Header		
15	Reserved	0
1412	Number of Data Objects	1 (VDM Header)
119	MessageID	07
8	Port Power Role	0 or 1
76	Specification Revision	01b
54	Reserved	0
30	Message Type	1111b (Vendor Defined Message)

USB Power Delivery Specification Revision 2.0, Version 1.0

Bit(s)	Field	Value	
VDM Header			
B3116	Standard or Vendor ID (SVID)	SVID for which attention is being requested	
B15	VDM Type	1 (Structured VDM)	
B1413	Structured VDM Version	00b (Version 1.0)	
B1211	Reserved	00b	
B108	Object Position	001b (offset of the Mode requesting attention)	
B76	Command Type	000b (Initiator)	
B5	Reserved	0	
B40	$Command^1$	6 (Attention)	