



AMD Geode™ LX DB800 Development Board LX-ETX-Board Schematic

NOTES:

1) THIS SCHEMATIC IS TARGETED AT AN AMD GEODE™ LX PROCESSOR AND CS5535/CS5536 COMPANION DEVICE BASED DESIGN.

IMPORTANT NOTICE:

1. THIS DOCUMENT MAY NOT REFLECT THE MOST RECENT CHANGES IN BOARD DEVELOPMENT AND DEBUG. ANY DEVELOPER INTENDING TO USE THIS SCHEMATIC AS A REFERENCE SHOULD CONTACT THEIR LOCAL FIELD APPLICATIONS ENGINEER, REGIONAL SALES OFFICE, OR PROGRAM MANAGER FOR SCHEMATIC UPDATES, DESIGN RECOMMENDATIONS AND PCB LAYOUT GUIDELINES. AMD ALSO RECOMMENDS A DESIGN REVIEW OF BOTH THE SCHEMATIC DIAGRAM AND PCB LAYOUT BEFORE CONSIDERING PRODUCTION.
2. AMD RESERVES THE RIGHT TO CHANGE DESIGNS OR SPECIFICATIONS WITHOUT NOTICE. CUSTOMERS ARE ADVISED TO OBTAIN THE LATEST VERSIONS OF PRODUCT SPECIFICATIONS, WHICH SHOULD BE CONSIDERED IN EVALUATING A PRODUCT'S APPROPRIATENESS FOR A PARTICULAR USE.
3. AMD MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, FOR MERCHANTABILITY OR FITNESS FOR A PARTICULAR APPLICATION. IN NO EVENT SHALL AMD BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PERFORMANCE, OR FAILURE TO PERFORM, OF ANY AMD PRODUCT OR DOCUMENTATION.
4. © 2005 ADVANCED MICRO DEVICES, INC. ALL RIGHTS RESERVED. AMD, THE AMD ARROW LOGO, COMBINATIONS THEREOF, AND GEODE ARE TRADEMARKS OF ADVANCED MICRO DEVICES, INC. OTHER NAMES USED IN THIS PUBLICATION ARE FOR IDENTIFICATION PURPOSES ONLY AND MAY BE TRADEMARKS OF THEIR RESPECTIVE COMPANIES.


Page Index

PG01	: COVER PAGE
PG02	: BLOCK DIAGRAM
PG03	: NOTES
PG04	: POWER ON & RST SEQUENCE
PG05	: PCI & JTAG BLK DIAGRAM
PG06	: DDR SODIMM CONNECTOR
PG07	: DDR SODIMM PWR/WV SHAPE
PG08	: LX PROCESSOR DDR MEMORY
PG09	: LX PROCESSOR VGA/TFT/VIP
PG10	: LX PROCESSOR PCI/SYSTEM
PG11	: LX PROCESSOR JTAG/TEMP SENS/DOTCLK
PG12	: LX PROCESSOR POWER
PG13	: CS5535/CS5536 PCI/SYSTEM/PM
PG14	: CS5535/CS5536 IDE/USB/AC97/LPC
PG15	: CS5535/CS5536 POWER
PG16	: LPC FWB
PG17	: AUDIO.1
PG18	: AUDIO.2
PG19	: CLK GENERATOR
PG20	: ETHERNET CTRL.1
PG21	: ETHERNET CTRL.2
PG22	: LPC -> ISA.1
PG23	: LPC -> ISA.2
PG24	: POWER SUPPLIES
PG25	: ETX CONNECTORS X1/X2
PG26	: ETX CONNECTORS X3/X4
PG27	: TESTPOINTS

AMD/LOGIC CONFIDENTIAL

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 1 Of 27	



REVISIONS 7->8

- 1. CHANGED TITLE AND NOMENCLATURE TO USE LX PROCESSOR INSTEAD OF CASTLE OR GX3.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
--	--	--	--

Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 2 Of 27	

PROJECT:	AMD Geode™ LX-ETX-Board Schematic
PART NUMBER:	1000370
ASSEMBLY NAME:	ETX
SCHEMATICS:	ECR

IMPORTANT NOTES ABOUT THIS SCHEMATIC

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

1) DESIGN NOTES in grey are information notes.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

2) DESIGN NOTES in yellow are notes of caution.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

3) DESIGN NOTES in red are critical, and must be understood and followed.



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LOGIC PRODUCT DEVELOPMENT. NO LICENSE, EXPRESS OR IMPLIED, BY LOGIC PRODUCT DEVELOPMENT (LPD) OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LPD'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. LPD ASSUMES NO LIABILITY WHATSOEVER, AND LPD DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LPD PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LPD PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, LIFE SUSTAINING APPLICATIONS.



LPD MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME, WITHOUT NOTICE. DESIGNERS MUST NOT RELY ON THE ABSENCE OR CHARACTERISTICS OF ANY FEATURES OR INSTRUCTIONS MARKED RESERVED OR UNDEFINED.

REVISIONS 4->5

1. REMOVED ALL 4 POINT CONNECTIONS FOR CLARITY WHEN PRINTING HARD COPIES.
2. REMOVED PAGE CONTAINING ONLY POPULATION OPTIONS FOR THE CS5535/CS5536. THOSE OPTIONS ARE NOW LOCATED ON THE PAGES THEY CONCERN.
3. CHANGED ALL PAGES TO B SIZE, THIS RESULTED IN THE SPLITTING UP OF SOME PAGES AND THE REORGANIZING OF OTHERS.
4. WHERE POSSIBLE REPLACED GENERAL PULLUPS/PULLDOWNS/SERIES RESISTORS WITH RPAKS TO REDUCE COMPONENT COUNT AND LABOR COSTS ASSOCIATED WITH POPULATION.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			Rev 11
Size B	Number 1001930		
Date Thursday, May 19, 2005	Project SALSA	Sheet 3 Of 27	



SYSTEM POWER
 VCC=+5V
 VCC3=+3.3V
 VCC5SB=+5V

LX PROCESSOR
 VCORE=+1.2V
 VCCMEMCPU=+2.5V
 MVREF=+1.25V
 VIO=+3.3V





CS5536 POWER
 VCORE=+1.2V
 VCORESB=+1.2V
 VIO=+3.3V

MEMORY POWER
 VMEM=+2.5V
 MVREF=+1.25V

SUSPEND TO RAM

@Enter S3 mode: WORK_AUX---> LOW


VCC5=0, VCORE=0, VCC3=0, VCCMEMCPU=0, MVREF=0
 VCC5SB=5V, VCC3SB=3.3V, VCORESB=1.2, VCCMEM=2.5V




Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 4 Of 27	


PCI MASTER SETTING







PCI CLOCK SETTING



JTAG DAISY CHAIN MODE WITH CS5536



Design Create Date = Friday, August 27, 2004		  LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 5 Of 27	



- REVISIONS 7->8
1. REMOVED NOTE ABOUT THIRD SDCLK PAIR IN UPPER LEFTHAND CORNER.
- REVISIONS 5->6
1. ADDED NETS SDCLK4, SDCLK4# TO THE DDR SODIMM-200.
- REVISIONS 4->5
1. CHANGED THE LOCAL SCHEMATIC SYMBOL FOR THE DDR SDRAM CONNECTOR TO CORRECTLY REFLECT THE SODIMM MODULES THAT WILL BE USED.
 2. CHANGED THE CLOCK SOURCE THAT DROVE PINS J9A.160,158 TO SDCLK2/SDCLK2#.
 3. REMOVED NET RMCKE1 FROM PIN J9A.95, AND SHORTED RMCKE0 TO J9A.95.
 4. WE DO NOT NEED CLKS, SDCLK4,SDCLK4#.
 5. CHANGED NET NAME OF TLA0/1 TO RTLA0/1 ON J9A.71,77 BECAUSE A SERIES RESISTOR WAS ADDED ON PG.7.


REVISIONS 8->9

1. CHANGED SODIMM CONNECTOR TO BE THE FOXCONN 9.2MM RVRS TYPE.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title	AMD Geode™ LX-ETX-Board Schematic		Rev 11
Size	B	Number 1001930	Sheet 6 Of 27
Date	Thursday, May 19, 2005	Project	SALSA

DDR SODIMM DECOUPLING CAPACITORS



DDR SODIMM WAVE SHAPING CAPACITORS



DESIGN NOTE: If the layout guidelines are followed for the DDR memory block these caps should not be necessary. However we recommend that they be included in the layout .

REVISIONS 10->11

1. CHANGED C335-C356 FROM 68pF TO 82pF.
2. ADDED DESIGN NOTE INDICATING THAT C335-C356 SHOULD NOT NEED TO BE INSTALLED.

REVISIONS 5->6

1. REMOVED C357, C358 FROM NETS TLA0 AND TLA1, NOT NEEDED.

REVISIONS 4->5

1. ADDED 24 68pF CAPS TO THE DDR ADDRESS AND CONTROL SIGNALS BASED ON TESTING INFORMATION RECEIVED FROM ANALYSIS DONE AT AMD.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
--	--	--	--

Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 7 Of 27	

DESIGN NOTE:
Testpoints designated by ref des TP_ and having the shown footprint TP_SM_040 are surface only testpoints with no via, with a 40 diameter pad.

DESIGN NOTE: BA0,BA1 MUST BE TRACE LENGTH MATCHED TO WITHIN 50MILS.

DESIGN NOTE: Swap series resistors on the DQS lines in order minimize the number of vias.

DESIGN NOTE: Swap series resistors on the address lines in order minimize the number of vias.

DESIGN NOTE: Do not swap series resistors on the DQS, DQM or Data lines with the Address or control lines.

DESIGN NOTE: Swap series resistors on the data lines in order minimize the number of vias.

DESIGN NOTE: Place data bus series resistors as close to the memory devices as possible.

DESIGN NOTE: Place DQS and DQM series resistors as close to the SODIMM connector as possible.

DESIGN NOTE: Place address and control series resistors as close to the processor as possible.

DESIGN NOTE: Use SDCLK pairs that are most convient for clean routing.

DESIGN NOTE: Test points (TPx) must not adversely affect the layout. In general they should be a surface mount pad not covered with solder mask.

REVISIONS 10->11

1. CHANGED RN1-11,13,15,17,20,23,25-28,104 FROM 22 OHMS TO 33 OHMS.

REVISIONS 6->7

1. CHANGED THE TESTPOINTS TP6,7,8,9,10,11,12,13,14 TO THRU-HOLE VIAD TESTPOINTS.

REVISIONS 5->6


1. ADDED NOTE BY THE BYTE LANE ENABLES INDICATING THE MUST BE TRACE LENGTH MATCHED TO WITHIN 50MILS OF EACH OTHER.
2. CHANGED VOLTAGE SUPPLIED TO MVREF ON R219 TO VCCMEM FROM VCCMEMCPU.
3. ADDED NETS SDCLK4, SDCLK4# TO GO DIRECTLY TO THE DDR SODIMM-200.


REVISIONS 4->5

1. ADDED SERIES RESISTORS TO NETS TLA0/1. SHOWED FOOTPRINT PROPERTY ON TESTPOINTS TO INDICATE THAT THEY ARE PAD ONLY.
2. REMOVED NETS SDCLK4,SDCLK4# FROM U1A.M2,8,H4. ADDED NETS SDCLK2,SDCLK2# TO U1A.M28,L28.

Design Create Date = Friday, August 27, 2004

				411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489	
LOGIC PRODUCT DEVELOPMENT					
Title AMD Geode™ LX-ETX-Board Schematic					
Size B	Number 1001930		Rev 11		
Date Thursday, May 19, 2005		Project SALSA		Sheet 8 Of 27	





DESIGN NOTE: AGND_VGA should be an island with single point connection to the full ground plane to reduce noise content. Zero ohm resistor can be removed as long as above condition is met.

REVISIONS 8->9

- 1. RENAMED THE NETS: LDEMOD_VIPHSYNC WAS RENAMED TO LDEMOD_VIPVSYNC. VDDEN_VIPVSYNC WAS RENAMED TO VDDEN_VIPHSYNC.

REVISIONS 5->6

- 1. VERIFIED THAT THE LM4041AIM3-1.2 WILL TURN ON WITH A 10K RESISTOR IN PLACE. 4041 SPEC SAYS MIN OPERATING CURRENT IS 60uA, WITH A 10K WE SHOULD HAVE A LOAD OF 210uA.


REVISIONS 4->5


- 1. REMOVED C30, C31, C33 (100pF, 100pF, 10000pF) AND FB1 FROM THE DAVDD SUPPLY. REPLACED WITH 10uF AND .01uF WITH A SERIES 10OHM. ALSO REMOVED C36, (1uF) THAT HUNG OFF OF DVREF.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
--	--	----------------------------------	--



Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 9 Of 27	





JTAG HEADER

DESIGN NOTE: ADD "JTAG HEADER" TO SILKSCREEN



ACCESS.BUS ADDRESS=98 FOR LM86 TEMPERATURE SENSOR

REVISIONS 9->10

1. REMOVED TP42

REVISIONS 8->9

1. REMOVED OFF PAGE CONNECTOR TP10, CONFLICTED WITH TDP ON U3

REVISIONS 5->6

1. CHANGED NET FOCUS_DOT_CLK NAME TO TV_DOT_CLK

2. REMOVED R62 (WAS BTWN TDP AND U3.2), NOT NEEDED WAS PREVIOUSLY USED FOR DEBUG.

REVISIONS 4->5


1. ADDED THIS PAGE, AND MOVED, JTAG, TEMP SENSE AND DOT CLK CKT TO IT.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489

Title AMD Geode™ LX-ETX-Board Schematic		
Size B	Number 1001930	Rev 11
Date Thursday, May 19, 2005	Project SALSA	Sheet 11 Of 27

10.20.25 ADJ31:0





DESIGN NOTE: Any GPIO can be used as an IRQx or INT#x. There are significant bootloader configuration changes required if selection is different than shown. Changes are highly discouraged.



5V Tolerant IDE Interface

The CS5535's IDE interface is not 5V tolerant. If any IDE device connected uses 5V signaling then voltage reducing devices (Q3861) will be required.

The CS5536's IDE interface is 5V tolerant.




Not Used



CS5535 spec update issue 101 workaround.

For CS5535 install components in this box.

For CS5536 do not install components in this box.




For CS5535:
 R78 = 22M
 R21 = 160K
 C116, C117 = 22pF
 For CS5536 use values shown

- REVISIONS 7->8
1. REMOVED R325, AND CHANGED C116,C117 TO BE 18pF INSTEAD OF 12pF.
- REVISIONS 6->7
2. CHANGED TP2 TO BE THRU-HOLE
- REVISIONS 5->6
1. ADDED FILTER COMPONENTS TO THE RTC CKT BASED ON FEEDBACK FROM AMD REVIEW
- REVISIONS 4->5
1. ADDED CONFIG OPTIONS FOR USING THE CS5535/CS5536 TO PAGE. REMOVED IRTX/RX MUXING CKT (R68,69,70,71). THIS WAS MOVED TO THE BASEBOARD.
 2. CHANGED THE 8 10K PULLUPS (R72,73,74,75,76,80,81,82) TO RPAKS.

- REVISIONS 9 ->10
1. CHANGED THE CS5535 ISSUE 101 WORKAROUND TO US A 125 BUS SWITCH AND TO POWER IT WITH VCCMEM.
- REVISIONS 8->9
1. REMOVED R325, CHANGED R78 TO A DIFFERENT 10M THAT IS AN 0603 PART BECAUSE THE 22M PART ONLY COMES IN 0603
 2. ADDED 10K PULLUP TO LOW_BAT# NET
 3. CHANGED OUTPUT OF D4/D5 TO BE THE INPUT TO THE ENABLE OF U2, AND MADE WORK_AUX CONNECT TO THE INPUT OF (PIN 2) OF U2. REMOVED NET OT_ALARM# FROM THE DIODE OR LOGIC (D5).

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title	AMD Geode™ LX-ETX-Board Schematic		
Size	B	Number	1001930
		Rev	11
Date	Thursday, May 19, 2005	Project	SALSA
		Sheet	13 Of 27



U48

IDEIRQ14	B12	GPIO2/IDE_IRQ0
IDERST#	F15	IDE_RESET#
19 CLK_IDE	A10	MHZ66_CLK
IDE A0	A11	IDE_AD0/FLASH_AD25/AD0/FLASH_CLE
IDE A1	A12	IDE_AD1/FLASH_AD26/AD1
IDE A2	B11	IDE_AD2/FLASH_AD27/AD2
IDE DACK#	C12	IDE_DACK0#/FLASH_CS3#/FLASH_CE3#
IDE DREQ#	A14	IDE_DREQ0#/FLASH_CS2#/FLASH_CE2#
IDE IOR#	B13	IDE_IOR0#/FLASH_RE#
IDE RDY#	A13	IDE_RDY0#/FLASH_ICO#RDY/FLASH_RDY#BUSY#
IDE CS#0	B10	IDE_CS0#/FLASH_CS0#/FLASH_CE0#
IDE CS#1	C10	IDE_CS1#/FLASH_CS1#/FLASH_CE1#






IDE D0	B14	IDE_DATA0/FLASH_AD10/I00
IDE D1	A15	IDE_DATA1/FLASH_AD11/I01
IDE D2	C15	IDE_DATA2/FLASH_AD12/I02
IDE D3	C16	IDE_DATA3/FLASH_AD13/I03
IDE D4	D15	IDE_DATA4/FLASH_AD14/I04
IDE D5	E15	IDE_DATA5/FLASH_AD15/I05
IDE D6	E16	IDE_DATA6/FLASH_AD16/I06
IDE D7	E17	IDE_DATA7/FLASH_AD17/I07
IDE D8	D17	IDE_DATA8/FLASH_AD18/AD3
IDE D9	D16	IDE_DATA9/FLASH_AD19/AD4
IDE D10	C17	IDE_DATA10/FLASH_AD20/AD5
IDE D11	A17	IDE_DATA11/FLASH_AD21/AD6
IDE D12	B16	IDE_DATA12/FLASH_AD22/AD7
IDE D13	B16	IDE_DATA13/FLASH_AD23/AD8
IDE D14	B15	IDE_DATA14/FLASH_AD24/AD9
IDE D15	C14	IDE_DATA15/FLASH_AD25/AD9

18,26 PCBEEP	K3	GPIO1/AC_BEEP/MFGPT0_C2
BITCLK	M1	AC_CLK
27 SYNC_BOS0	L3	AC_S_SYNC/BOS0
27 SDATA_IN	L1	AC_S_IN
27 SDATA_OUT_BOS1	L2	AC_S_OUT/BOS1
CLK_48_DOT	N17	MHZ48_CLK
25 USBPWR_EN1	P17	USB_PWR_EN1
25 USBPWR_EN2	N16	USB_PWR_EN2
26 USB_OC#	N15	USB_OC_SENS#


25 USB0+	R309	0	5%	K16	USB1_DATPOS
25 USB0-	R310	0	5%	K17	USB1_DATNEG
25 USB1+	R311	0	5%	K16	USB2_DATPOS
25 USB1-	R312	0	5%	K17	USB2_DATNEG
25 USB2+	R313	0	5%	K16	USB3_DATPOS
25 USB2-	R314	0	5%	K17	USB3_DATNEG
25 USB3+	R315	0	5%	K16	USB4_DATPOS
25 USB3-	R316	0	5%	K16	USB4_DATNEG

For CS5535: Installed
For CS5536: No pop the 15K pulldowns, use 0 ohm resistors in place of the 27 ohm series components.


BOS1	BOS0	BOOT STRAP OPTIONS
0	0	LPC ROM OFF LPC
1	0	NOR FLASH OFF IDE INTERFACE
0	1	RESERVED
1	1	SST FWH OFF LPC (DEFAULT)



27 USB_REXT << R104 3.4K 1%
For CS5535: Not installed
For CS5536: use value shown



To LX Processor dot clock input. When using CS5535, LX Processor dot clock must come from another source. If clock source is the MK1491 clock generator, there will be jitter issues at higher resolutions. External crystal oscillator may be required.





- REVISIONS 5->6
1. CHANGED R107, R115, R117 TO 10K, PER COMMENTS FROM AMD.
 2. ADDED IMPEDANCE MATCHING DISCRETES TO THE USB INTERFACE TO SUPPORT THE CS5535

- REVISIONS 8->9
1. CHANGED HOW THE DOT CLOCK IS HANDLED, BY REMOVING R286 AND SHORTING THE NETS IT SEPARATED. R2 POP OPTIONS CHANGED

- REVISIONS 4->5
1. ADDED CONFIG OPTIONS FOR USING THE CS5535/CS5536 TO PAGE. SWAPPED THE DESIGN NOTES FOR THE PLACEMENT OF THE SERIES RESISTORS FOR IOC AND CODEC.

Design Create Date = Friday, August 27, 2004	
LOGIC PRODUCT DEVELOPMENT	
411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489	
Title	AMD Geode™ LX-ETX-Board Schematic
Size	B
Number	1001930
Rev	11
Date	Thursday, May 19, 2005
Project	SALSA
Sheet	14 Of 27



REVISIONS 8->9

1. CHANGED NOTE FOR CS5535 POP OPTIONS FOR R1 TO 4.7 OHM



REVISIONS 5->6

1. REMOVED SEPARATE CORE SUPPLY FOR THE CS5536, CHANGED NETS ON U4C K14 DOWN TO P10 TO VCORE, CHANGED NET ON C135.1 TO VCORE

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
--	--	----------------------------------	--

Title AMD Geode™ LX-ETX-Board Schematic		
Size B	Number 1001930	Rev 11
Date Thursday, May 19, 2005	Project SALSA	Sheet 15 Of 27



SW1
FLASH BIOS
 49LF002A


SST FWH: 49LF002A(2MB)/003A(3MB)/004A(4MB)-->DEFAULT USE
 SST LPC ROM: 49LF030A(3MB)/040A(4MB)/80A(8MB)
 WINBOND LPC: ROM W49V002/003/004

DESIGN NOTE:
 49LF002A/03A/04A is
 end of life at SST

DESIGN NOTE:
 JTAG LINES
 HERE ARE FOR
 THE LPC-> LPC
 BRIDGE CPLD.

LAD3 / GPIO19
 LAD2 / GPIO18
 LAD1 / GPIO17
 LAD0 / GPIO16
 LFRAME# / GPIO22
 SERIRQ / GPIO21
 LDRQ# / GPIO20

DESIGN NOTE: GPIO's are
 the alternate function
 supported on the LPC Bus.



- REVISIONS 9->10
1. CHANGED THE NET NAMES OF THE CPLD JTAG SIGNALS
- REVISIONS 8->9
1. FIXED A HANGING NET THAT CAUSED U5.16 TO BE UNCONNECTED
- REVISIONS 4->5
1. CHANGED SYMBOL OF THE PLCC CONNECTOR TO REFLECT THE FWH/LPC ROM THAT WILL BE PLUGGED INTO IT. CHANGE THE DESIGN NOT ABOUT GPIOs TO REFLECT THE CORRECT GPIOs.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 16 Of 27	

REVISIONS 9 ->10


- 1. CHANGED WOLFSON PART TO NEW QFN PACKAGE PART
- REVISIONS 5->6

- 1. FIXED UNCONNECTED NET ON C174 TO DGND.

REVISIONS 4->5

- 1. SPLIT THE AUDIO CKT INTO TWO PAGES, REMOVED DUPLICATE PULLDOWNS ON AC97_SYNC/AC97_DATA_OUT (R146,147).

DESIGN NOTE: Use 4.7 ohm resistor on ALC203 to insure that DVDD powers up before AVDD due to errata. Use FB with WM9712L



DESIGN NOTE: SPDIF_IN is only supported when ALC203 audio CODEC is installed.

DESIGN NOTE:
 1) For 14MHz clock source when using ADC203, install R5.
 2) For 24.576MHz crystal when using ADC203, do not install R5.
 3) When using WM9712L do not install R5, 24.576MHz crystal must be used.

DESIGN NOTE: Route AVSS to DVSS as short as possible.

DESIGN NOTE: Install R15,R16,R17 only when WM9712L is used.

DESIGN NOTE: Install C10,C11 only when ALC203 is used. Install R13,R14 only when WM9712L is used.


DESIGN NOTE: Install C8,C9 only when WM9712L is used.

DESIGN NOTE: Do not install R12 when WM9712L is used.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489	
Title	AMD Geode™ LX-ETX-Board Schematic			Rev	11
Size	B	Number	1001930	Date	Thursday, May 19, 2005
Project	SALSA		Sheet	17 Of	27

ADC203		WM9712L	
INSTALLED	NOT INSTALLED	INSTALLED	NOT INSTALLED
C1,C3,C4,C5	C2,R2,R6,R7	C2,R2,R6,R7	C1,C3,C4,C5
C6,C7,R1	R8,FB1,R9,R10	R8,FB1,R9,R10	C6,C7,R1
	C11,C12	C11,C12	




DESIGN NOTE:
Touchscreen interface is only available with WM9712L.

DESIGN NOTE: AUX is only supported when ALC203 audio CODEC is installed.

DESIGN NOTE: CD_IN is only supported when ALC203 audio CODEC is installed.

DESIGN NOTE:
1) For 14MHz clock source when using ADC203, install R4 and do not install R3.
2) For 24.576MHz crystal when using ADC203, install R3, do not install R4.
3) When using WM9712L do not install R3,R4, 24.576MHz crystal must be used.



DESIGN NOTE: Do not install components associated with AUX_IN & CD_IN when WM9712L is used.

REVISIONS 8 ->9


1. ADDED 0 OHM BETWEEN PENDOWN AND PME# TO CONNECT PME# TO PENDOWN TO WAKE ON TOUCH. THE ZERO OHM WAS USED TO MAINTAIN CONSISTANCY WITH NET NAMES.

REVISIONS 4->5

1. SPLIT THE AUDIO CKT INTO TWO PAGES.
2. REMOVED NOTE IN THE CONNECTORS SECTION THAT REGARDED SLIGHT DIFFERENCES IN THE VALUES OF THE DISCRETES USED. THIS WAS FOR INFO ONLY DURING THE PROCESS OF INITIAL DESIGN.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
			Title AMD Geode™ LX-ETX-Board Schematic
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 18 Of 27	



REVISIONS 4->5


1. CHANGED ALL SERIES 220HM RESISTOR TO RPAKS, REMOVED FERRITE BEAD AND CHANGED VALUE OF DECOUPLING CAPS TO .1uF FROM .01uF.

REVISIONS 8->9

1. removed the alias VCLK and its offpage connector from the CLOCK Gen page and the testpoint page

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 19 Of 27	



DESIGN NOTE: R1 is used only with RTL8110S(B) when 93C46 is used.


DESIGN NOTE: For RTL8100C, R2 = 5.6K (1%).

DESIGN NOTE: Schematic page assumes Realtek RTL8110SB is the Ethernet Controller. BOM created will correctly reflect that.

DESIGN NOTE: Do not install R214 when RTL8100C is used

LAN ISEL = 23

DESIGN NOTE: PCI fixed to 33MHz - install R213 only if RTL8100C is used



REVISIONS 9->10

1. REMOVED CONNECTION OF NET ISOLATEB TO WORKING AND CHANGED VOLTAGE OF PULLUP ON ISOLATE TO ETX_VCC3. SO THAT WHEN IN STANDBY (S3) ISOLATE IS PULLED TO GROUND.

REVISIONS 8->9

1. ADDED PULLUP TO FLOATING INPUT CLKRUNB U10.65
2. MADE R197,198 NO-POPS BECAUSE COMMUNICATION TO THE EEPROM WAS NOT WORKING CORRECTLY
3. ADDED 0 OHM RESISTOR BETWEEN WORKING AND ISOLATE.
4. CHANGED ISEL ADDRESS TO BE AD23

REVISIONS 5->6

1. CHANGED INTERRUPT TO INTB# FOR CONSISTANCY WITH NORWICH BOARD AND ITS BIOS.
2. FIXED CONNECTION POINT OF DGND IN UPPER LEFT CORNER.
3. FIXED ERROR IN SUPPLY VOLTAGE FOR ETHERNET CHIP, VCC3E HAD NO SOURCE, CHANGED IT TO VCC3SB.

REVISIONS 4->5

1. SPLIT ETHERNET CKT INTO TWO PAGES.




Design Create Date = Friday, August 27, 2004		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 20 Of 27	

RTL8110SB		RTL8100C	
INSTALLED	NOT INSTALLED	INSTALLED	NOT INSTALLED
F1,F2,F3,F4	F5,F6,F7	F5,F6,F7	F1,F2,F3,F4
Q1,R4		Q1,R4	

DESIGN NOTE: Schematic page assumes Realtek RTL8110SB is the Ethernet Controller. BOM created will correctly reflect that.

EDITOR NOTE: Need a voltage sequencing diagram for the entire system.

DESIGN NOTE: VCC12 and VCC12_A could be supplied from VCORESB or VCORE. If VCORESB is used, the VCORESB supply must be beefed up.



DESIGN NOTE: For RTL8100C application, remove R5, R6, R7, R8, C1, C2.


REVISIONS 5->6




- FIXED ERROR IN SUPPLY VOLTAGE FOR ETHERNET CHIP. VCC3E HAD NO SOURCE, CHANGED IT TO VCC3SB. FIXED ERROR IN THE DESIGNATORS FOR THE POPULATION OPTION F1-7 WERE ASSIGNED INCORRECTLY.

REVISIONS 4->5

- SPLIT ETHERNET CKT INTO TWO PAGES. FIXED DISCONNECTED NET ENETRD_DIDB- => R205.


Design Create Date = Friday, August 27, 2004			LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic				
Size B	Number 1001930	Rev 11		
Date Thursday, May 19, 2005	Project SALSA	Sheet 21 Of 27		





Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 23 Of 27	



13.27 WORKING >>>

DESIGN NOTE: Switch may not be necessary. VCCMEMCPU static power may be low enough to be acceptable.


DESIGN NOTE: GPIO24/WORK_AUX is an open drain output, which requires a pullup resistor to achieve a high state. At initial standby power application the GPIO24 defaults as an input. This default combination will leave the pin in a high state due to the pullup which is normally connected to VCC3SB and may not be the desired behavior.


- REVISIONS 7->8
 1. MADE R121 A NO POP
- REVISIONS 5->6
 1. CHANGED R300 TO A 1206 1/4W PACKAGE
 2. CHANGED R305 FROM 2.15K TO 2.26K TO ADJ THE VCCMEM VOLTAGE TO 2.6V


- REVISIONS 8->9
 1. CHANGED R305 TO 2.32K 1% TO UP THE VCCMEM VOLTAGE TO 2.6V

- REVISIONS 4->5
 1. THIS PAGE IS COMPLETELY REDESIGNED TO USE SWITCHERS INSTEAD OF A SHUNT/FET LINEAR SOLUTION.
 2. ADDED VCCMEM/VCCMEMCPU SWITCH TO THIS PAGE, ADDED 0 OHM BETWEEN VCCMEM/VCCMEMCPU. FIXED TEXT ON INPUT TO SAY $V_{in} = 2.5V$.

Design Create Date = Friday, August 27, 2004		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ LX-ETX-Board Schematic			
Size B	Number 1001930	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 24 Of 27	







REVISIONS 9->10

- 1. REMOVED TP42

REVISIONS 4->5

- 1. CHANGED LOCAL SYMBOL FOR TESTPOINT ARRAY SUCH THAT THE PAGE SIZE COULD BE CHANGED TO SIZE B.

Design Create Date = Friday, August 27, 2004

		LOGIC PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
			Title AMD Geode™ LX-ETX-Board Schematic

Size B	Number 1001930	Rev 11
Date Thursday, May 19, 2005	Project SALSA	Sheet 27 Of 27

Reference Designator to Schematic Cross List

Format: REFDES PAGE:X.Y VALUE

C	C66	12:3.C	22UF	C129	15:4.D	10000PF	C189	17:4.A	0.1UF	C259	24:1.B	22UF	CN	R38	10:2.D	10K	R138	18:2.D	47 K	
C1	8:4.A	0.1UF	C67	12:3.C	22UF	C130	15:4.D	100PF	C190	19:5.D	22UF	C260	24:2.B	0.1UF	R42	10:2.D	1.0K	R139	17:3.D	4.7
C2	7:4.D	22UF	C68	12:3.C	22UF	C131	15:3.D	100PF	C191	19:5.D	0.1UF	C299	17:5.C	10000PF	CN2	18:1.C	1X4	R43	10:2.C	1.0
C3	7:4.D	22UF	C69	12:3.C	10000PF	C132	15:3.D	100PF	C192	19:4.D	0.1UF	C300	17:4.C	10000PF	D			R44	10:2.D	10K
C4	7:4.D	100PF	C70	12:2.C	10000PF	C133	15:3.D	100PF	C193	19:4.D	0.1UF	C301	17:4.C	10000PF	D2	9:2.B	SHUNT VOLTA†	R45	10:2.B	1.0
C5	7:4.D	100PF	C71	12:2.C	10000PF	C134	15:3.D	100PF	C194	19:4.D	0.1UF	C302	17:4.C	10000PF	D3	24:2.C	SHUNT VOLTA†	R46	10:2.D	1.0K
C6	7:4.D	100PF	C72	12:2.C	10000PF	C135	15:5.D	22UF	C196	19:5.B	18PF	C307	15:2.B	10000PF	D4	13:3.C	BAT54TA	R47	10:2.D	10K
C7	7:3.D	100PF	C73	12:3.C	1000PF	C136	15:5.D	22UF	C197	19:4.B	18PF	C308	15:2.B	10000PF	D5	13:3.C	BAT54TA	R48	10:2.B	1.0
C8	7:3.D	1000PF	C74	12:3.C	1000PF	C137	15:4.D	10000PF	C206	20:2.D	10000PF	C309	11:4.A	1000PF	D6	24:4.D	MBRS340T3	R49	10:2.D	1.0K
C9	7:3.D	1000PF	C75	12:2.C	1000PF	C138	15:4.D	10000PF	C207	21:4.B	22UF	C310	11:4.C	0.1UF	D7	24:4.C	MBRS340T3	R50	10:4.C	8.25K
C10	7:3.D	1000PF	C76	12:2.C	1000PF	C139	15:4.D	10000PF	C208	21:4.B	10000PF	C317	24:2.D	22UF	D8	24:4.B	MBRS340T3	R51	10:4.C	8.25K
C11	7:3.D	1000PF	C77	12:2.C	100PF	C140	15:4.D	10000PF	C209	21:5.A	22UF	C319	24:2.D	1UF	FB			R52	10:4.C	8.25K
C12	7:2.D	10000PF	C78	12:2.C	100PF	C141	15:4.D	100PF	C210	21:5.A	10000PF	C322	24:2.C	22UF	FB2	15:5.B	FB	R54	10:2.B	0
C13	7:2.D	10000PF	C79	12:2.C	100PF	C142	15:4.D	100PF	C211	21:5.A	10000PF	C323	10:2.C	10UF	FB3	17:3.D	FB	R55	10:2.C	1.0K
C14	7:2.D	10000PF	C80	12:1.C	100PF	C143	15:3.D	100PF	C212	21:5.A	10000PF	C324	10:2.B	10UF	FB4	18:5.D	FB	R56	10:2.A	0
C15	7:2.D	10000PF	C81	12:3.C	22UF	C144	15:3.D	100PF	C213	21:5.A	10000PF	C325	10:2.B	10UF	FB8	21:5.D	FB	R57	10:2.C	10K
C16	7:4.D	22UF	C82	12:3.C	22UF	C145	15:5.B	22UF	C214	21:4.A	10000PF	C326	24:5.D	10UF	FB9	21:5.C	FB	R58	10:2.A	0
C17	7:4.D	22UF	C83	12:3.C	22UF	C146	15:5.B	10000PF	C215	21:4.A	10000PF	C328	24:4.D	1000PF	FB10	21:5.C	FB	R59	11:4.B	124.0
C18	7:4.D	100PF	C84	12:3.C	10000PF	C147	15:5.B	1000PF	C216	21:4.A	10000PF	C329	24:5.C	10UF	FB11	21:4.D	FB	R60	11:4.B	10K
C19	7:4.D	100PF	C85	12:2.C	10000PF	C148	15:4.B	100PF	C217	21:4.A	10000PF	C331	24:4.C	1000PF	FB12	21:5.D	FB	R61	11:3.B	10K
C20	7:4.D	100PF	C86	12:2.C	10000PF	C149	16:4.D	10000PF	C218	21:4.A	10000PF	C332	24:5.B	10UF	FB13	21:5.C	FB	R66	13:4.A	10K
C21	7:3.D	100PF	C87	12:2.C	10000PF	C150	16:4.D	10000PF	C219	21:5.B	22UF	C334	24:4.B	1000PF	FB14	21:4.D	FB	R67	13:4.A	10K
C22	7:3.D	1000PF	C88	12:2.C	10000PF	C151	18:2.D	1000PF	C220	21:5.B	10000PF	C335	7:3.C	68PF	FB15	22:5.D	FERRITE BEAD	R77	13:2.D	5.6K
C23	7:3.D	1000PF	C89	12:1.C	10000PF	C152	18:2.D	1000PF	C221	21:5.B	10000PF	C336	7:3.C	68PF	FB16	22:5.D	FERRITE BEAD	R78	13:1.C	10.0M
C24	7:3.D	1000PF	C90	12:3.B	100PF	C153	18:1.D	1000PF	C222	21:5.B	10000PF	C337	7:3.C	68PF	J			R79	13:2.D	5.6K
C25	7:3.D	1000PF	C91	12:3.B	100PF	C154	18:5.D	10UF	C223	21:5.B	10000PF	C338	7:3.C	68PF	J1	11:4.D	14	R83	13:2.D	1.0K
C26	7:2.D	10000PF	C92	12:2.B	100PF	C155	18:5.D	0.1UF	C224	21:4.B	10000PF	C339	7:3.C	68PF	J2	10:2.C	2	R84	13:2.C	1.0K
C27	7:2.D	10000PF	C93	12:2.B	100PF	C156	17:3.D	22UF	C225	21:4.B	10000PF	C340	7:3.C	68PF	J3	16:2.B	20	R97	14:2.C	2.2K
C28	7:2.D	10000PF	C94	12:2.B	100PF	C157	17:3.D	22UF	C226	21:4.B	10000PF	C341	7:3.B	68PF	J4	25:4.D	50X2	R98	14:2.C	2.2K
C29	7:2.D	10000PF	C95	12:2.B	100PF	C158	17:3.D	10000PF	C227	21:4.B	10000PF	C342	7:3.B	68PF	J5	25:2.D	50X2	R99	14:2.C	4.7K
C32	9:2.C	10000PF	C96	12:3.B	22UF	C159	17:2.D	22UF	C228	21:5.B	22UF	C343	7:3.B	68PF	J6	26:5.D	50X2	R101	14:2.C	2.2K
C34	9:2.C	10UF	C97	12:3.B	22UF	C160	17:2.D	22UF	C229	21:5.B	10000PF	C344	7:3.B	68PF	J7	26:2.D	50X2	R102	14:2.C	2.2K
C35	9:2.B	10000PF	C98	12:3.B	22UF	C161	17:2.D	10000PF	C230	21:5.B	10000PF	C345	7:3.B	68PF	J8	27:5.D	HEADER 100X†	R104	14:2.C	3.4K
C37	10:3.C	10000PF	C99	12:3.B	10000PF	C162	18:2.C	1000PF	C231	21:5.B	10000PF	C346	7:3.B	68PF	J9A	6:4.D	SODIMM	R105	14:4.A	22
C38	10:2.C	10000PF	C100	12:2.B	10000PF	C163	18:1.C	1000PF	C232	21:5.B	10000PF	C347	7:3.B	68PF	J9B	6:2.D	SODIMM	R106	14:4.A	22
C40	10:3.B	10000PF	C101	12:2.B	10000PF	C164	18:1.C	470PF	C233	21:4.B	10000PF	C348	7:3.B	68PF	L			R107	14:2.D	10K
C41	10:2.B	10000PF	C102	12:2.B	10000PF	C165	18:1.C	470PF	C234	21:4.B	10000PF	C349	7:3.B	68PF	L1	24:4.D	10UH	R108	14:4.B	22
C43	10:3.B	10000PF	C103	12:2.B	10000PF	C166	18:4.C	1UF	C235	21:4.B	10000PF	C350	7:3.B	68PF	L2	24:4.C	10UH	R109	14:2.D	10K
C44	10:2.B	10000PF	C104	12:1.B	10000PF	C167	18:4.C	1UF	C236	21:4.B	10000PF	C351	7:3.B	68PF	L3	24:4.B	10UH	R110	14:4.B	22
C46	10:4.B	220PF	C105	12:3.A	100PF	C168	18:4.C	1UF	C237	21:2.B	0.1UF	C352	7:3.B	68PF	Q			R111	14:2.D	10K
C47	10:4.B	220PF	C106	12:3.A	100PF	C169	18:4.C	1UF	C238	21:2.B	0.1UF	C353	7:3.A	68PF	Q1	11:4.B	N-CH	R112	14:2.D	10K
C48	10:3.B	220PF	C107	12:2.A	100PF	C170	17:4.B	1UF	C239	21:2.B	0.1UF	C354	7:3.A	68PF	Q4	13:4.A	N-CH	R113	14:2.D	10K
C49	11:3.B	10000PF	C108	12:2.A	100PF	C171	18:4.C	1UF	C240	21:1.B	0.1UF	C355	7:3.A	68PF	Q6	21:4.D	2SB1188	R114	14:4.A	10K
C50	11:4.A	1000PF	C109	12:2.A	100PF	C172	17:4.B	1UF	C241	20:2.C	18PF	C356	7:3.A	68PF	Q7	24:1.B	P-CH	R115	14:2.D	10K
C51	12:3.D	22UF	C110	12:2.A	100PF	C173	17:4.B	1UF	C242	20:2.C	18PF	C357	7:3.A	68PF	Q8	24:2.B	N-CH	R116	14:4.A	1.0K
C52	12:3.D	22UF	C114	13:3.A	0.1UF	C174	17:4.B	1UF	C244	23:5.C	22UF	C358	7:3.A	68PF	Q9	24:4.D	NTGS4111PT1	R117	14:2.D	10K
C53	12:3.D	22UF	C115	13:4.A	4.7UF	C175	17:2.B	0.1UF	C245	23:5.C	10000PF	C359	24:3.D	22UF	Q10	24:4.C	NTGS4111PT1	R118	14:4.A	10K
C54	12:3.D	10000PF	C116	13:1.C	18PF	C176	17:1.B	0.1UF	C246	23:5.C	10000PF	C360	24:3.D	22UF	Q11	24:4.B	NTGS4111PT1	R119	14:4.A	1.0K
C55	12:2.D	10000PF	C117	13:1.C	18PF	C177	18:3.D	0.1UF	C247	23:5.C	10000PF	C361	24:3.C	22UF	R			R120	16:2.D	100K
C56	12:2.D	10000PF	C118	14:1.B	18PF	C178	17:2.B	10UF	C248	23:5.C	10000PF	C362	24:3.C	22UF	R1	9:2.C	1.0	R121	24:1.B	0
C57	12:2.D	10000PF	C119	14:1.B	18PF	C179	17:2.B	0.1UF	C249	23:4.C	10000PF	C363	24:3.B	22UF	R21	13:1.C	301K	R123	16:2.D	4.7K
C58	12:3.D	1000PF	C120	15:5.C	22UF	C180	18:3.D	0.1UF	C250	23:4.C	10000PF	C364	24:3.B	22UF	R29	6:4.A	10.0K	R124	16:2.D	4.7K
C59	12:3.D	1000PF	C121	15:5.C	10000PF	C181	18:3.D	0.1UF	C251	23:4.C	10000PF	C365	13:2.C	0.1UF	R30	9:2.C	10K	R130	16:2.C	10K
C60	12:2.D	1000PF	C122	15:4.C	10000PF	C182	17:3.A	0.1UF	C252	23:5.C	22UF	C366	13:1.C	12pF	R31	9:3.B	1.21K	R131	18:1.D	1.0K
C61	12:2.D	1000PF	C123	15:5.D	22UF	C183	17:2.A	10UF	C253	23:5.C	10000PF	C369	23:5.B	10000PF	R32	9:3.B	0	R132	18:2.D	47 K
C62	12:2.D	100PF	C124	15:5.D	22UF	C184	17:4.A	33PF	C254	22:4.D	22UF	C370	23:5.B	10000PF	R33	10:2.D	10K	R133	18:1.D	1.0K
C63	12:2.D	100PF	C125	15:4.D	10000PF	C185	17:4.A	33PF	C255	22:4.D	0.1UF	C371	23:5.B	10000PF	R34	10:2.D	1.0K	R134	18:2.D	47 K
C64	12:2.D	100PF	C126	15:4.D	10000PF	C186	17:5.A	0.1UF	C256	22:4.D	10000PF	C372	23:5.B	10000PF						

Format: REFDES PAGE:X.Y VALUE

R274	11:4.C	10K	R358	22:1.D	0	RN127	23:3.B	10K
R275	25:3.B	10K	R359	22:1.D	0	RN128	23:3.B	10K
R283	13:2.C	10K	R360	22:1.D	0	RN129	22:1.C	10K
R287	14:1.A	0	R361	22:1.D	0	SW		
R288	15:2.C	1.0K	RN			SW1	16:4.B	49LF002A
R291	20:2.C	0	RN1	8:3.D	22	TP		
R292	19:3.C	22	RN2	8:2.D	22	TP1	10:5.B	T_POINT
R297	24:2.D	124.0	RN3	8:3.D	22	TP2	13:4.D	T_POINT
R298	24:2.D	205	RN4	8:2.D	22	TP3	11:3.B	T_POINT
R299	24:2.C	470	RN5	8:3.D	22	TP4	10:5.B	T_POINT
R301	22:5.C	10K	RN6	8:2.D	22	TP6	8:4.D	T_POINT
R302	22:5.C	0	RN7	8:3.D	22	TP7	8:4.C	T_POINT
R303	24:3.D	3.09K	RN8	8:2.D	22	TP8	8:5.C	T_POINT
R304	24:3.D	1.00K	RN9	8:3.D	22	TP9	8:5.C	T_POINT
R305	24:3.C	3.32K	RN10	8:3.C	22	TP10	8:5.C	T_POINT
R306	24:3.C	1.00K	RN11	8:3.C	22	TP11	8:5.C	T_POINT
R307	24:3.B	499	RN12	8:2.C	22	TP12	8:4.B	T_POINT
R308	24:3.B	1.00K	RN13	8:3.C	22	TP13	8:4.A	T_POINT
R309	14:5.B	0	RN14	8:2.C	22	TP14	8:5.C	T_POINT
R310	14:5.B	0	RN15	8:3.C	22	TP15	8:5.B	T_POINT
R311	14:5.B	0	RN16	8:2.C	22	U		
R312	14:5.B	0	RN17	8:3.B	22	U1A	8:5.D	GX3
R313	14:5.B	0	RN18	8:2.C	22	U1B	10:5.D	GX3
R314	14:5.B	0	RN20	8:3.B	22	U1C	9:3.D	GX3
R315	14:5.B	0	RN22	8:2.B	22	U1D	10:5.B	GX3
R316	14:5.B	0	RN23	8:3.B	22	U1E	12:5.D	GX3
R317	14:5.B	15K	RN24	8:2.B	22	U3	11:4.A	LM86CIM
R318	14:5.B	15K	RN25	8:3.B	22	U4A	13:5.D	CS5536
R319	14:5.B	15K	RN26	8:3.B	22	U4B	14:5.D	CS5536
R320	14:5.B	15K	RN27	8:3.A	22	U4C	15:4.C	CS5536
R321	14:5.B	15K	RN28	8:3.A	22	U5	16:4.D	32
R322	14:5.B	15K	RN85	14:2.D	22	U6	17:3.C	CODEC/TOUCH
R323	14:5.B	15K	RN86	14:2.D	22	U7	19:4.C	MK1491-09F
R324	14:5.B	15K	RN87	14:2.D	22	U9	20:3.D	AT93C46A
R330	10:1.D	10K	RN92	14:2.D	22	U10	20:4.C	RTL8110SB
R331	10:1.D	10K	RN96	14:2.C	22	U15	22:4.D	W83626F
R332	10:1.D	10K	RN100	14:2.C	22	U22	11:3.C	SN74LVC244
R333	10:1.C	10K	RN103	14:2.C	22	U25	24:2.D	LM1117MPX-A†
R334	10:1.C	10K	RN104	8:2.B	22	U26	24:5.D	LM3475
R335	10:1.D	10K	RN105	19:2.C	22	U27	24:5.C	LM3475
R336	10:1.D	10K	RN106	19:2.C	22	U28	24:5.B	LM3475
R337	10:1.D	10K	RN107	19:2.B	22	U29	22:2.D	XC2C32A-6QF†
R338	10:1.D	10K	RN108	23:2.D	10K	U30	22:1.B	LP3984IMF-1†
R339	13:2.D	10K	RN109	23:2.C	10K	U31	13:2.C	SN74CBTLV1G†
R340	20:3.B	10K	RN110	23:2.C	10K	Y		
R341	23:2.C	1.0K	RN111	23:2.C	10K	Y1	13:1.C	32.768KHz
R342	23:2.B	1.0K	RN112	23:2.C	10K	Y2	14:1.B	48.0000MHZ
R343	23:2.B	1.0K	RN113	11:4.D	4.7K	Y3	17:4.B	24.576MHZ
R344	23:2.B	1.0K	RN114	13:2.D	10K	Y4	19:5.B	14.31818MHZ
R345	23:2.B	10K	RN115	13:2.D	10K			
R346	23:2.B	10K	RN116	14:2.C	10K			
R347	23:2.B	1.0K	RN117	14:2.C	10K			
R348	23:2.B	1.0K	RN118	16:2.C	4.7K			
R349	23:2.B	1.0K	RN119	16:2.C	10K			
R350	23:2.B	1.0K	RN120	23:3.D	10K			
R351	23:2.B	10K	RN121	23:3.D	10K			
R352	23:2.B	10K	RN122	23:3.C	10K			
R353	23:2.B	10K	RN123	23:3.C	10K			
R354	23:2.B	10K	RN124	23:3.C	10K			
R355	23:2.C	4.7K	RN125	23:3.C	10K			
R356	18:5.B	0	RN126	23:3.B	10K			